| Issue | Title | |
| Vol 1, No 3: November 2012 | Design and Development of Texture Filtering Architecture for GPU Application Using Reconfigurable Computing | Abstract PDF |
| Sanket Suresh Naik Dessai | ||
| Vol 14, No 2: July 2025 | Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications | Abstract PDF |
| Chowdam Venkata Sudhakar, Suresh Babu Potladurty, Prasad Reddy Karipireddy | ||
| Vol 8, No 2: July 2019 | Design and implement of high gain and low noise neural amplifier using compensation techniques | Abstract PDF |
| N. Manikandan, S. Muruganand, K. Karuppasamy | ||
| Vol 5, No 3: November 2016 | Design and Implementation of 8x8 Multiplier using 4-2 Compressor and 5-2 Compressor | Abstract PDF |
| K. Hari Kishore, K. Akhil, G. Viswanath, N. Pavan Kumar | ||
| Vol 7, No 3: November 2018 | Design and Implementation of a New Architecture of a Real-Time Reconfigurable Digital Modulator (DM) Into QPSK, 8-PSK, and 16-PSK on FPGA | Abstract PDF |
| Walder Andre, Olivier Couillard | ||
| Vol 3, No 2: July 2014 | Design and Implementation of Adaptive FIR filter using Systolic Architecture | Abstract PDF |
| Ravi H Bailmare, S.J. Honale, Pravin V Kinge | ||
| Vol 13, No 2: July 2024 | Design and implementation of an alcohol detection driver system | Abstract PDF |
| Oluwaseyi Omotayo Alabi, Oyetunde Adeoye Adeaga, Sunday Adeola Ajagbe, Esther Oluwayemisi Adekunle, Matthew Olusegun Adigun | ||
| Vol 11, No 1: March 2022 | Design and implementation of an automated office environment system using embedded sensors | Abstract PDF |
| Anil Kumar, Sanket S Naik Dessai, Shivaprasad Yadav | ||
| Vol 3, No 3: November 2014 | Design and Implementation of an Ethernet MAC IP Core for Embedded Applications | Abstract PDF |
| Sanket Suresh Naik Dessai | ||
| Vol 8, No 3: November 2019 | Design and implementation of CNTFET based ternary 1x1 memories | Abstract PDF |
| S.Tamil Selvan, M. Sundararajan | ||
| Vol 4, No 3: November 2015 | Design and Implementation of Four Bit Binary Shifter Circuit Using Reversible Logic Approach | Abstract PDF |
| Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari | ||
| Vol 7, No 3: November 2018 | Design and Implementation of LCG-Trivium Key Stream Generator into FPGA | Abstract PDF |
| Tchahou Tchendjeu A. E, Tchitnga Robert, Fotsin Hilaire B | ||
| Vol 2, No 1: March 2013 | Design and Implementation of Modified Partial Product Reduction Tree for High Speed Multiplication | Abstract PDF |
| Sachin B. Jadhav, Jayamala K. Patil, Ramesh T. Patil | ||
| Vol 4, No 2: July 2015 | Design and Implementation of Multichannel Data Acquisition and Processing System Using LabVIEW | Abstract PDF |
| Dhruva R. Rinku, Gundu Srinath | ||
| Vol 4, No 3: November 2015 | Design and Implementation of Recursive Least Square Adaptive Filter Using Block DCD approach | Abstract PDF |
| Sachin S. Khanande, S.J. Honade | ||
| Vol 8, No 3: November 2019 | Design and Implementation of Reduced Power Energy Efficient Binary Coded Decimal Adder | Abstract PDF |
| N. Saravanakumar, K. Sakthi Sudhan, K. N. Vijeyakumar, S. Saranya | ||
| Vol 14, No 1: March 2025 | Design and implementation of smart traffic light controller with emergency vehicle detection on FPGA | Abstract PDF |
| Nor Shahanim Mohamad Hadis, Samihah Abdullah, Muhammad Ameerul Syafiqie Abdul Sukor, Irni Hamiza Hamzah, Samsul Setumin, Mohammad Nizam Ibrahim, Azwati Azmin | ||
| Vol 12, No 1: March 2023 | Design and memory optimization of hybrid gate diffusion input numerical controlled oscillator | Abstract PDF |
| Gujjula Ramana Reddy, Chitra Perumal, Prakash Kodali, Bodapati Venkata Rajanna | ||
| Vol 14, No 3: Nov 2025 | Design and optimization of bail-shaped microstrip patch antenna for mid-band 5G application using a lightGBM model | Abstract PDF |
| G. Vijayakumari, T. Annalakshmi | ||
| Vol 13, No 2: July 2024 | Design and performance analysis of asynchronous network on chip for streaming data transmission on FPGA | Abstract PDF |
| Trupti Patil, Anuradha M. Sandi | ||
| Vol 11, No 2: July 2022 | Design and performance analysis of efficient hybrid mode multi-ported memory modules on FPGA platform | Abstract PDF |
| Druva Kumar Siddaraju, Roopa Munibyrappa | ||
| Vol 8, No 1: March 2019 | Design and software characterization of finFET based full adders | Abstract PDF |
| Raju Hajare, C. Lakshminarayana | ||
| Vol 14, No 2: July 2025 | Design and structural modelling of patient-specific 3D-printed knee femur and tibia implants | Abstract PDF |
| Bolugoddu Sandeep, Saravanan Dhanushkodi, Sudhakar Kumarasamy | ||
| Vol 7, No 3: November 2018 | Design Considerations of Reconfigurable CMOS Mixers for Multi-Standard Communication Receiver Systems | Abstract PDF |
| Manoj Kumar Vishnoi, Satya Sai Srikant | ||
| Vol 8, No 1: March 2019 | Design of a 60 GHz power amplifier in a 45nm CMOS | Abstract PDF |
| Rashmi S. B., Siva S. Yellampalli | ||
| 151 - 175 of 455 Items | << < 2 3 4 5 6 7 8 9 10 11 > >> | |
View the IJRES Visitor Statistics
International Journal of Reconfigurable and Embedded Systems (IJRES)
p-ISSN 2089-4864, e-ISSN 2722-2608
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.