Verilog based efficient convolution encoder and viterbi decoder
Md. Abdul Rawoof, Umasankar Ch., D. Naresh Kumar, D. Khalandar Basha, N. Madhur
Abstract
In the today’s digital communication Systems, transmission of data with more reliability and efficiency is the most challenging issue for data communication through channels. In communication systems, error correction technique plays a vital role. In error correction techniques, The capacity of data can be enhanced by adding the redundant information for the source data while transmitting the data through channel. It mainly focuses on the awareness of convolution encoder and Viterbi decoder. For decoding convolution codes Viterbi algorithm is preferred.
Keywords
Convolution encoder; Viterbi encoder; Xilinx power estimator.
DOI:
http://doi.org/10.11591/ijres.v8.i1.pp75-80
Refbacks
There are currently no refbacks.
<div class="statcounter"><a title="free hit counter" href="https://statcounter.com/" target="_blank"><img class="statcounter" src="https://c.statcounter.com/11952260/0/baaa9729/0/" alt="free hit counter" referrerPolicy="no-referrer-when-downgrade"></a></div> View the IJRES Visitor Statistics International Journal of Reconfigurable and Embedded Systems (IJRES) p-ISSN 2089-4864 , e-ISSN 2722-2608 This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU) .
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License .