FPGA-based Architecture of Direct Torque Control
Azaza Maher, Echaieb Kamel, Mami Abdelkader
Abstract
This paper presents an optimized FPGA architecture of a DTC “direct torque control” drive of an induction motor. The proposed architecture is based on variable fixed point world size and the use ipcores in order to achieve higher sampling frequency which leads to reduce the electromagnetic torque and flux ripples. The hardware implementation was experimentally validated, the results shows the effectiveness of the hardware DTC drive implementation by the minimization of the torque and flux ripple
DOI:
http://doi.org/10.11591/ijres.v6.i1.pp20-27
Refbacks
There are currently no refbacks.
<div class="statcounter"><a title="free hit counter" href="https://statcounter.com/" target="_blank"><img class="statcounter" src="https://c.statcounter.com/11952260/0/baaa9729/0/" alt="free hit counter" referrerPolicy="no-referrer-when-downgrade"></a></div> View the IJRES Visitor Statistics International Journal of Reconfigurable and Embedded Systems (IJRES) p-ISSN 2089-4864 , e-ISSN 2722-2608 This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU) .
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License .