Design and Implementation of Four Bit Binary Shifter Circuit Using Reversible Logic Approach
Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari
Abstract
Shifter circuits are the key component of arithmetic logic unit as well as storage unit of any digital computing device. Designing these shifter circuits using reversible logic approach leads to create low power loss digital systems. Reversible circuit design approach is nowadays widely applicable in various disciplines such as Nanotechnology, Low power CMOS design, Optical computing etc. This paper presents two design approaches for four bit binary combinational shifter circuit with the help of different types of reversible logic gates. The proposed optimized design is simulated using Modelsim tool and synthesised for Xilinx Spartan 3E with Device XC3S500E with 200 MHz frequency.
DOI:
http://doi.org/10.11591/ijres.v4.i3.pp213-218
Refbacks
There are currently no refbacks.
<div class="statcounter"><a title="free hit counter" href="https://statcounter.com/" target="_blank"><img class="statcounter" src="https://c.statcounter.com/11952260/0/baaa9729/0/" alt="free hit counter" referrerPolicy="no-referrer-when-downgrade"></a></div> View the IJRES Visitor Statistics International Journal of Reconfigurable and Embedded Systems (IJRES) p-ISSN 2089-4864 , e-ISSN 2722-2608 This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU) .
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License .