N., Chiranjeevi G., PESIT-Bangalore South Campus, India

• Vol 10, No 3: November 2021 - Other articles
  Enhanced MAC controller architecture for 2D processing based on FPGA with configurable resource allocation
  Abstract  PDF
• Vol 10, No 3: November 2021 - Other articles
  Image processing using a reconfigurable platform: Pre-processing block hardware architecture
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Reconfigurable and Embedded Systems (IJRES)
p-ISSN 2089-4864, e-ISSN 2722-2608
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).