FPGA implementation and bit error rate analysis of the forward error correction algorithms in voice signals
Ramjan Khatik, Afzal Shaikh, Shraddha Sawant, Pritika Patil
Abstract
The idea of codes (VITERBI) is broadly utilized as a part of the wireless communication system as a result of their less complex nature in the decoding of transmitted message. This paper attempts to develop a performance analysis of the decoder by methods for bit error rate (BER) examination. The Galois field based decoder calculation is only utilized as a part of the communication systems. The decoder calculation-based Viterbi based decoder is carried out using field programmable gate arrays (FPGA) and MATLAB. This paper looks at the execution examination of both the calculations. The reconfigurable processor called Microblaze on the Spartan 3E FPGA is utilized for this purpose. MATLAB based code is used to see the BER analysis after the FPGA implementation output.
Keywords
Convolution encoding; Field programmable gate arrays; Microblaze; Spread spectrum; Viterbi decoder
DOI:
http://doi.org/10.11591/ijres.v15.i1.pp86-96
Refbacks
There are currently no refbacks.
<div class="statcounter"><a title="free hit counter" href="https://statcounter.com/" target="_blank"><img class="statcounter" src="https://c.statcounter.com/11952260/0/baaa9729/0/" alt="free hit counter" referrerPolicy="no-referrer-when-downgrade"></a></div> View the IJRES Visitor Statistics International Journal of Reconfigurable and Embedded Systems (IJRES) p-ISSN 2089-4864 , e-ISSN 2722-2608 This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU) .
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License .