SPARTAN–field programmable gate array implementation for analog waveforms generation by direct digital synthesis

Moulai Khatir Ahmed Nassim, Ziani Zakarya

Abstract


In the last thirty years, low power field programmable gate arrays (FPGAs) becoming more commonly used to implement a countless of applications in different electronics industry domains. Due to their flexible design, strong compatibility, parallel computing, and compared to the CPU architecture, FPGA accentuate computing efficiency and con sidered as one of the devices with the lowest application risk and the shortest development cycle among the variety of available programmable circuits families. This article details the design and implementation of a direct digital synthesis (DDS) signal generator using the Spartan-6 FPGA, focusing on high-quality sine wave generation. The system utilizes look-up tables (LUTs) and Block RAM (BRAM) for efficient storage and retrieval of sine wave data, while an 8-bit DAC0808 digital-to-analog converter (DAC) ensures precise waveform output. The FPGA's reconfigurable architecture allows real-time adjustments of frequency and phase, making the design suitable for various signal processing applications and modulation techniques like binary phase shift keying (BPSK).

Keywords


Direct digital synthesis; Field programmable gate array; VHDL; Vivado; Xilinx

Full Text:

PDF


DOI: http://doi.org/10.11591/ijres.v14.i3.pp597-604

Refbacks

  • There are currently no refbacks.


View the IJRES Visitor Statistics

International Journal of Reconfigurable and Embedded Systems (IJRES)
p-ISSN 2089-4864e-ISSN 2722-2608
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).

 

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.