Ramachandran, Varatharajan, Annad University, India

• Vol 4, No 1: March 2015 - Other articles
  An Efficient VLSI Architecture for Nonbinary LDPC Decoder with Adaptive Message Control
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

International Journal of Reconfigurable and Embedded Systems (IJRES)
p-ISSN 2089-4864, e-ISSN 2722-2608
This journal is published by the Institute of Advanced Engineering and Science (IAES) in collaboration with Intelektual Pustaka Media Utama (IPMU).