Efficient robust speech recognition with empirical mode decomposition using an FPGA chip with dual core

Shing-Tai Pan, Ching-Fa Chen, Wen-Sin Tseng


The purpose of this paper is to accelate the computing speed of Empirical Mode Decomposition (EMD) based on multi-core embedded systems for robust speech recognition. A reconfigurable chip, Field Programmable Gate Array (FPGA), is used for the implementation of the designed system. This paper applies EMD to discompose some noised speech signals into several Intrinsic Mode Functions (IMFs). These IMFs will be combined to recover the original speech by multiplying their corresponding weights which were trained by Genetic Algorithms (GA). After applying Empirical Mode Decomposition (EMD), we obtain a cleaner speech for recognition. Due to the complexity of the computation of the EMD, a dual-core architecture of embedded system on FPGA is proposed to accelerate the computing speed of EMD for robust speech recognition. This will enhance the efficiency of embedded speech recognition system.


Field Programmable Gate Array (FPGA); Multi-Core Embedded System; Empirical Mode Decomposition; Hidden Markov Model; Speech Recognition

Full Text:


DOI: http://doi.org/10.11591/ijres.v9.i2.pp109-115


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

View IJRES Stats