

# FPGA implementation and bit error rate analysis of the forward error correction algorithms in voice signals

Ramjan Khatik, Afzal Shaikh, Shraddha Sawant, Pritika Patil

Department of Electrical and Computer Engineering, School of Engineering and Technology, Anjuman-I-Islam's Kalsekar Technical Campus, New Panvel, India

---

## Article Info

### Article history:

Received Apr 1, 2025

Revised Jan 21, 2026

Accepted Jan 24, 2026

---

### Keywords:

Convolution encoding

Field programmable gate arrays

Microblaze

Spread spectrum

Viterbi decoder

---

## ABSTRACT

The idea of codes (VITERBI) is broadly utilized as a part of the wireless communication system as a result of their less complex nature in the decoding of transmitted message. This paper attempts to develop a performance analysis of the decoder by methods for bit error rate (BER) examination. The Galois field-based decoder calculation is only utilized as a part of the communication systems. The decoder calculation-based Viterbi based decoder is carried out using field programmable gate arrays (FPGA) and MATLAB. This paper looks at the execution examination of both the calculations. The reconfigurable processor called Microblaze on the Spartan 3E FPGA is utilized for this purpose. MATLAB based code is used to see the BER analysis after the FPGA implementation output.

*This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.*



---

## Corresponding Author:

Afzal Shaikh

Department of Electrical and Computer Engineering, School of Engineering and Technology

Anjuman-I-Islam's Kalsekar Technical Campus

New Panvel, Navi Mumbai, India

Email: afzal.aikt@gmail.com

---

## 1. INTRODUCTION

In his landmark 1948 work, Shannon demonstrated that every communication channel has a fundamental upper bound on the amount of information that can be transmitted reliably, determined by the level of noise present in the system [1]. Although this theoretical limit established the best possible performance of any coding strategy, it did not provide a constructive method for achieving it. Viterbi-based codes represent a family of block codes characterized by both long code lengths and randomized structure, and they are known to offer near-optimal performance, operating within approximately 0.0045 dB of the Shannon limit [2]. Among the various decoding strategies, message-passing techniques—commonly referred to as the sum-product or belief-propagation (BP) algorithms—are the most widely adopted in many implementations [3]-[8]. A fully parallel decoder performs the check-node update in one clock cycle and the bit-node update in the next, yielding a substantial increase in decoding throughput compared with serial architectures. However, a major limitation of these decoders is their lack of flexibility: existing parallel implementations [9]-[12] cannot easily accommodate modifications to code structure. Any change in code parameters, such as rate or degree distribution, typically requires redesigning the routing between check and bit nodes, making adaptation to new code configurations difficult.

The Spartan-3E field programmable gate array (FPGA) Kit board features the one of a kind highlights of the Spartan-3E FPGA family and gives an advantageous advancement board to embedded processing application. The Kit board features these highlights: the Micro blaze™ embedded processor soft core is a reduced

instruction set computer (RISC) advanced for usage in Xilinx® Field Programmable Gate Arrays (FPGAs). Figure 1 demonstrates an utilitarian piece outline of the Micro blaze center [13]-[16].




Figure 1. MicroBlaze core block diagram [13]

Fully robotized age HDL design using the EDK Platgen/Simgen tools. Address range, byte-write enable count, information breadth, and target architecture are some of the design criteria that affect the number of BRAM primitives employed. The memory block's Ports A and B can be linked to the following free BRAM interface controllers: on-chip memory (OCM), processor local bus (PLB), on-chip peripheral bus (OPB), and local memory bus (LMB). As long as the appropriate amount of byte-write enables are set up, it supports byte, half-word, and double word exchanges [17]-[20].

## 2. METHOD

In this implementation, the voice input is initially captured and transformed into text-based data within MATLAB, as presented in Figure 2. Two voice samples from different channels are processed independently. After interpolation with the spreading sequence, the spread signal undergoes convolutional encoding as described in the previous sections. The encoded symbols are then modulated using quadrature phase shift keying (QPSK), followed by the addition of additive white Gaussian noise (AWGN) to simulate channel impairments. QPSK demodulation is performed to retrieve the noisy transmitted data. This processing pipeline is executed for a multichannel code division multiple access (CDMA) system, with all stages up to this point implemented in MATLAB. The demodulated output is subsequently stored in text format for flexibility in further programmatic manipulation. Error correction is achieved through the Viterbi algorithm, whose output—representing the reconstructed information—is also saved as a text file. Finally, the recovered signal is plotted in MATLAB and compared with the original waveform to assess reconstruction accuracy [21]-[27].

### 2.1. Flow chart explanation

In the design workflow, the Xilinx Platform Studio integrated within Xilinx ISE 10.1 employs header files generated from voice samples—such as those used in mobile CDMA systems—or from other signal sources processed through MATLAB's signal processing environment. Embedded C is utilized to implement the Viterbi encoding procedure, with dedicated routines developed for both the encoding and decoding operations. The signal sampled in MATLAB is converted into a header file and subsequently processed through the Viterbi encoder, after which QPSK modulation is applied. To emulate wireless transmission conditions, additive noise is introduced into the modulated data stream. The corrupted signal is then subjected to QPSK demodulation, followed by Viterbi decoding to recover the transmitted information. Post-decoding, error de-

tection and correction mechanisms are executed. During the iterative error-correction stage, the system's performance is assessed through the computation of the bit error rate (BER) curve and the peak signal-to-noise ratio (PSNR) of the reconstructed signal.




Figure 2. Overall implementation flowchart

### 3. RESULTS AND DISCUSSION

From the capture window we can observe that as voice signal of frequency 24 kHz is been multiplexed with PN sequence of sampled rate with 48 kHz to generate spreaded sequence as it will be suitable format to transmit over the network, the above two voice signals with different PN sequences to have two spreaded sequences with distinguish in manner. The first window Figure 3 shows the two voice signals with different consecutive levels of frequencies around 24 kHz to be a spreaded sequences and it's beside the waveform shows that spreaded sequences with different pn sequences as shown in the waveforms.

The QPSK modulation and demodulation of the spreaded signal as shown in Figure 4 with different waveforms, the spreaded signal will be again feeding to the processor to obtain the encoded output as convolution technique later it follows the signal was given to MATLAB for applying the QPSK modulation and the addition of AWGN noise through MATLAB.




Figure 3. Output wave form results for two input signals voice1 and voice 2




Figure 4. Output wave form results for spreaded sequences for voice 1 and voice 2

The Figure 5 shows the waveform of the QPSK demodulated waveforms that include the noise addition by manually with known amount of noise in the form the equated values in the MATLAB, particularly in QPSK demodulation the signal is mixed with the orthogonal basis functions in matched filters. The result obtained from matched filters are again tested with the decision devices, decision. Finally the outputs from decision devices are again multiplexed to get spreader message signal which undergoes de-spreading in CDMA receiver. Spread-spectrum in telecommunications usually a technique called signal structuring technique that makes direct sequence and frequency hopping on these signals. Similarly as Figure 6 shows that, the two de spreaded sequences of voice signal 1 and voice signal 2 can be used for multiple access or multiple functions, from the above received signal from the CDMA the de spreaded sequences for the voice signal 1 and voice signal 2 as shown below.




Figure 5. Output wave form results in binary sequence




Figure 6. De-spread wave form signals in binary sequence

The demodulated signal is subsequently processed by the Viterbi algorithm for decoding, ensuring that the computational complexity does not exceed that of the conventional Viterbi decoder while progressively minimizing bit-level errors across iterations. In traditional wireless communication systems, transmitted signals occupy a fixed carrier frequency—typically in the megahertz or gigahertz range—which remains constant over time. For instance, when tuning to an FM radio station, the receiver displays the same carrier frequency at any instant. Because the carrier frequency in such systems is stable, the corresponding bandwidth remains confined within predefined limits, enabling straightforward signal identification and extraction by any intended receiver. In a similar manner, Figure 7 shows the waveform that illustrates the spreaded sequences of the first input voice signal and Figure 8 illustrates the spreaded sequence of the Second input voice signal transmitted within a specified frequency range, which defines the structure of the spread-spectrum sequence used in this implementation.




Figure 7. Spreaded sequence wave form of binary sequence user1




Figure 8. Spreading sequence wave form of user2 signal

In Figure 9, QPSK modulation, two orthogonal sinusoidal carriers are employed to represent the modulation basis functions. The modulation process is carried out by altering the phase of these carriers in accordance with the incoming message symbols.




Figure 9. QPSK modulation of signal1 and signal2

In the QPSK demodulation stage, coherent detection is employed to ensure accurate recovery of the transmitted signal. This technique requires knowledge of the carrier frequency and phase at the receiver, which is achieved through the use of a phase-locked loop (PLL). The PLL synchronizes with the incoming carrier, maintaining lock on the frequency and tracking any variations in both frequency and phase. Once synchro-






Figure 11. BER for  $\frac{1}{2}$  code rate

Similarly the Figure 12 also shows the plot of BER with signal to noise ratio in dB for  $\frac{1}{3}$  code rate results drawn in MATLAB, from the graph we can say from this code rate the BER achievement level is around 29%, hence in comparing to  $\frac{1}{2}$  code rate reduction of error rate is higher.




Figure 12. BER for  $\frac{1}{3}$  code rate

Similarly the Figure 13 snap also shows the plot of BER with signal to noise ratio in dB for  $\frac{2}{3}$  code rate results drawn in MATLAB, from the graph we can say from this code rate the BER achievement level is around 29%, so we can conclude from the above observation among all three code rates the  $\frac{1}{2}$  code rate is the best as it is higher rate in reduction of error bits.




Figure 13. BER for  $\frac{2}{3}$  code rate

#### 4. CONCLUSION

Based on the above literature survey, analysis and development for implementing the above mentioned concept and implementation of the multiuser CDMA in MATLAB and the encoder and decoder implementation on Micro blaze processor followed with the QPSK modulation and demodulation on MATLAB, we can conclude from the results obtained as tabulated in section 5 for the encoder followed by Viterbi decoder with Microblaze processor, it is concluded that even for a very long data of length about more than one lakh samples taken from the voice signal and analyzed in terms of how BER varies with change in AWGN noise level for  $\frac{1}{2}$ ,  $\frac{1}{3}$  and  $\frac{2}{3}$  code rates. This paper has also analyzed the error reduction with the cumulated order on sample selection. This infers that the BER has reduced very much 99.99% while using  $\frac{1}{2}$  encoding code rate.

#### FUNDING INFORMATION

Authors state no funding involved.

#### AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Ramjan Khatik	✓	✓	✓	✓	✓	✓		✓	✓	✓				✓
Afzal Shaikh		✓				✓		✓	✓	✓	✓	✓		
Shraddha Sawant		✓				✓		✓	✓	✓	✓	✓		
Pritika Patil		✓				✓		✓	✓	✓	✓	✓		

C : Conceptualization  
M : Methodology  
So : Software  
Va : Validation  
Fo : Formal Analysis

I : Investigation  
R : Resources  
D : Data Curation  
O : Writing - Original Draft  
E : Writing - Review & Editing

Vi : Visualization  
Su : Supervision  
P : Project Administration  
Fu : Funding Acquisition

## CONFLICT OF INTEREST STATEMENT

The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

## DATA AVAILABILITY

The data supporting the findings of this study are available upon reasonable request from the corresponding author. Due to the nature of the research, some of the data may be subject to confidentiality agreements and may not be made publicly available.

## REFERENCES

- [1] A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," *IEEE transactions on Information Theory*, vol. 13, no. 2, pp. 260–269, 2003, doi: 10.1142/9789814287517.0004.
- [2] J. Hagenauer, N. Seshadri, and C. E. W. Sundberg, "The Performance of Rate-Compatible Punctured Convolutional Codes for Digital Mobile Radio," *IEEE Transactions on Communications*, vol. 38, no. 7, pp. 966–980, 1990, doi: 10.1109/26.57495.
- [3] G. D. Forney, Jr., "Minimal Bases of Rational Vector Spaces, with Applications to Multivariable Linear Systems," *SIAM Journal on Control*, vol. 13, no. 3, pp. 493–520, 1975.
- [4] R. W. Hamming, "Error Detection and Error Correction," *The Bell system technical journal*, vol. 29, no. 2, p. 1950, 1950.
- [5] J. B. Cain, G. C. Clark, Jr. and J. M. Geist, "Punctured convolutional codes of rate  $(n-1)/n$  and simplified maximum likelihood decoding (Corresp.)," *IEEE Transactions on Information Theory*, vol. 25, no. 1, pp. 97–100, Jan. 1979, doi: 10.1109/TIT.1979.1055999.
- [6] W. W. Petersen, and E. J. Weldon Jr., *Error-Correcting Codes*, 2nd ed., pp. 88–120, Cambridge, MA: MIT Press, 1986.
- [7] R. J. McEliece and W. Lin, "The trellis complexity of convolutional codes," *IEEE Transactions on Information Theory*, vol. 42, no. 6 PART 1, pp. 1855–1864, 1996, doi: 10.1109/18.556680.
- [8] I. E. Bocharova and B. D. Kudryashov, "Rational rate punctured convolutional codes for soft-decision viterbi decoding," *IEEE Transactions on Information Theory*, vol. 43, no. 4, pp. 1305–1313, 1997, doi: 10.1109/18.605600.
- [9] M. Shi, C. D'Amours, and A. Yongacoglu, "Design of spreading permutations for MIMO-CDMA based on space-time block codes," *IEEE Communications Letters*, vol. 14, no. 1, pp. 36–38, 2010, doi: 10.1109/LCOMM.2010.01.091797.
- [10] Y. Guo, D. McCain and J. R. Cavallaro, "Low complexity System-on-Chip architectures of Parallel-Residue-Compensation in CDMA systems," *2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)*, Vancouver, BC, Canada, 2004, pp. IV-77, doi: 10.1109/ISCAS.2004.1328944.
- [11] G. L. Do and K. Feher, "Efficient filter design for IS-95 CDMA systems," *IEEE Transactions on Consumer Electronics*, vol. 42, no. 4, pp. 1011–1020, 1996, doi: 10.1109/30.555810.
- [12] V. Sundaramurthy and J. Cavallaro, "A software simulation testbed for third generation CDMA wireless systems," in *Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No. CH37020)*, 1999, pp. 1680–1684, doi: 10.1109/ACSSC.1999.832033.
- [13] P. Clarke and R. C. De Lamare, "Low-complexity reduced-rank linear interference suppression based on set-membership joint iterative optimization for DS-CDMA systems," *IEEE Transactions on Vehicular Technology*, vol. 60, no. 9, pp. 4324–4337, 2011, doi: 10.1109/TVT.2011.2171376.
- [14] M. Boukadoum, K. Tabari, A. Bensaoula, D. Starikov, and E. M. Aboulhamid, "FPGA implementation of a CDMA source coding and modulation subsystem for a multiband fluorometer with pattern recognition capabilities," in *2005 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2005, pp. 4767–4770, doi: 10.1109/ISCAS.2005.1465698.
- [15] L. Cottatellucci, R. R. Müller, and M. Debbah, "Asynchronous CDMA systems with random spreadingpart I: Fundamental limits," *IEEE Transactions on Information Theory*, vol. 56, no. 4, pp. 1477–1497, 2010, doi: 10.1109/TIT.2010.2040890.
- [16] A. Khare, M. Saxena, and J. Patel, "FPGA Based Efficient Implementation of Viterbi Decoder," *International Journal of Engineering and Advanced Technology (IJEAT)*, vol. 1, no. 1, pp. 2249–8958, 2011.
- [17] J. Kim, S. Yoshizawa, and Y. Miyanaga, "Variable wordlength soft-decision Viterbi decoder for power-efficient wireless LAN," *Integration*, vol. 45, no. 2, pp. 132–140, Mar. 2012, doi: 10.1016/j.vlsi.2011.10.002.
- [18] S. Verdu and S. Shamai, "Spectral efficiency of CDMA with random spreading," *IEEE Transactions on Information Theory*, vol. 45, no. 2, pp. 622–640, March 1999, doi: 10.1109/18.749007.
- [19] R. C. de Lamare and R. Sampaio-Neto, "Adaptive interference suppression for DS-CDMA systems based on interpolated FIR filters with adaptive interpolators in multipath channels," *IEEE Transactions on Vehicular Technology*, vol. 56, no. 5, pp. 2457–2474, Sept. 2007, doi: 10.1109/TVT.2007.899931.
- [20] A. Mantravadi and V. V. Veeravalli, "MMSE detection in asynchronous CDMA systems: an equivalence result," *IEEE Transactions on Information Theory*, vol. 48, no. 12, pp. 3128–3137, Dec. 2002, doi: 10.1109/TIT.2002.805078.
- [21] S. P. Tera, R. Alantattil, and R. Paily, "A Flexible FPGA-Based Stochastic Decoder for 5G LDPC Codes," *Electronics*, vol. 12, no. 24, 2023, doi: 10.3390/electronics12244986.
- [22] Y. Sun and Z. Ding, "FPGA Design and Implementation of a Convolutional Encoder and a Viterbi Decoder Based on 802.11a for OFDM," *Wireless Engineering and Technology*, vol. 3, no. 3, pp. 125–131, 2012, doi: 10.4236/wet.2012.33019.
- [23] D. D. Kumar and R. S. Selvakumari, "Performance analysis of Min-Sum based LDPC decoder architecture for 5G new radio standards," *Materials Today: Proceedings*, vol. 62, no. 7, pp. 4965–4972, 2022, doi: 10.1016/j.matpr.2022.03.693.
- [24] Z. Salcic, S. Berber, and P. Secker, "FPGA Prototyping of RNN Decoder for Convolutional Codes," *EURASIP Journal on Advances in Signal Processing*, 2006, doi: 10.1155/ASP/2006/15640.
- [25] M. A. P. Naranjo and V. P. G. Jiménez, "CCSDS 131.2-B-1 Serial Concatenated Convolutional Turbo Decoder Architecture for Efficient FPGA Implementation," *IEEE Access*, vol. 11, pp. 7698–7713, 2023, doi: 10.1109/ACCESS.2023.3235966.

- [26] B. Ng, Tran-Thi, T. T. Nguyen-Ly, and T. Hoang, "An FPGA Design with High Memory Efficiency and Decoding Performance for 5G LDPC Decoder," *Electronics*, vol. 12, no. 17, p. 3667, 2023, doi: 10.3390/electronics12173667.
- [27] T. T. B. Nguyen, T. N. Tan, and H. Lee, "Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication," *Electronics*, vol. 10, no. 4, p. 516, 2021, doi: 10.3390/electronics10040516.

## BIOGRAPHIES OF AUTHORS



**Ramjan Khatik**     received his Bachelor degree in Electronics Engineering. He received the M.E. degree from Ramrao Adik Institute of Technology, University of Mumbai in 2011, and the Ph.D. degree from Visvesaraya Technological University (VTU), in 2023. He is currently a Director and Professor of Electrical and Computer Engineering with the Anjuman-I-Islam's Kalsekar Technical Campus, University of Mumbai, New Panvel, Navi Mumbai, India. He can be contacted at email: rak.ktc@gmail.com.



**Afzal Shaikh**     graduated from University of Mumbai, India, in 2002. He received the M.E. degree from Ramrao Adik Institute of Technology, University of Mumbai in 2011, and the Ph.D. degree from Visvesaraya Technological University (VTU), in 2022. He is currently a Associate Professor of Electrical and Computer Engineering with the School of Engineering and Technology, University of Mumbai, New Panvel, Navi Mumbai, India. He can be contacted at email: afzal.aiktc@gmail.com.



**Shraddha Sawant**     completed her B.E. and M.E degrees in electrical engineering from the University of Mumbai, Mumbai, India, in 2011 and 2014, respectively. Since 2020, she has been a research scholar in the Department of Electrical Engineering, Fr. C. Rodrigues Institute of Technology, Navi Mumbai, Mumbai, India. Since 2014, she has been a member of the Faculty of Department of Electrical and Computer Engineering with the School of Engineering and Technology University of Mumbai, New Panvel, Navi Mumbai, India. She can be contacted at the email: shraddha.hule@aiktc.ac.in.



**Pritika Patil**     graduated from Savitribai Phule, Pune University, India in 2012. She received the ME degree from Savitribai Phule, Pune University, India in 2017 and pursuing Ph.D degree from Ramrao Adik Institute of Technology. She is currently as a Assistant Professor of Electrical and Computer Engineering with the school of Engineering and Technology University of Mumbai, New Panvel, Navi Mumbai, India. She can be contacted at the email: pritikapatil@aiktc.ac.in.