

Noise coupling reduction using temperature enhanced device for future integrated circuit integration applications

Malagonda Siva Kumar, Jayavelu Mohanraj

Department of Electronics and Communication Engineering, School of Electrical and Communications,
Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai, India

Article Info

Article history:

Received Apr 12, 2023

Revised Sep 13, 2023

Accepted Sep 21, 2023

Keywords:

Drain induced barrier lowering

Field effect transistor

Nanosheet

Nanosheet field effect transistor

Subthreshold swing

ABSTRACT

Information technology-to-internet of things may have succeeded because of fast silicon chip capability expansion. Moore's law, which reduces device size, boosted integrated circuit (IC) performance. Delay rises with high-density connection parasitic capacitance. Interconnect delays have surpassed transistor delays and slowed progress. An alternative is required now to reduce connection latency. The third dimension is used in popular 3D IC technology IC technology requires through silicon via (TSV) for signal integrity and heat mitigation. Noise coupling hinders electrical communication between signal-carrying TSVs (aggressive TSVs) and ground TSVs (victim TSVs), a 3D IC bottleneck. TSVs must be dielectrically insulated from Si substrates to avoid electrical signal interference. Additionally, first-order modelling will confirm the suggestions. This article proposes using the nanosheet field effect transistor (NSFET) to overcome 3D IC noise coupling and complementary metal oxide semiconductor (CMOS) technology nodes. After discussing the electronic industry and sub nm, several basic metrics and criteria for developing electronic components are presented. The first technique uses Perylene-N's exceptional noise-cancelling characteristics. Second technique uses electrical TSV (ETSV), thermal TSV (TTSV), and heat source models to measure noise coupling on numerous ICs. The third proposes many noise-reducing materials. The suggested structures outperform traditional approaches.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Malagonda Siva Kumar

Department of Electronics and Communication Engineering, School of Electrical and Communications

Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology

Avadi, Chennai-600061, Tamil Nadu, India

E-mail: sivakumar.jntuacep@gmail.com

1. INTRODUCTION

Emerging technology known as three-dimensional integrated circuits (3D IC) has the potential to solve the problems associated with two-dimensional (2D) IC integration. Vertical bonding [1]–[6] and through silicon vias (TSVs) can be used to electrically link several thin IC chips to create 3D IC integration. Several semiconductor companies currently rely heavily on TSVs for 3D IC integration. There are two primary types of TSVs: those that transmit an electric signal (ETSV) and those that transmit heat (TTSV). Despite its numerous advantages, noise coupling is a major consideration for the critical design circuits of a 3D IC. Most disruptions to TSVs' electrical signals are caused by noise coupling between TSVs conveying the signals. The use of guard rings around the TSVs and in the TSVs themselves has been shown to reduce noise coupling by a small amount, according to a few studies [7]–[9]. Although the guard ring construction is rather excellent, more structure is needed to enhance noise coupling. Additionally, in order to enhance the

noise coupling, several researchers have used layered liner structures and various liner materials [10], [11]. Through ETSV, we have introduced Perylene-N as a more advantageous dielectric material in our current study. In this design, noise coupling between TSV-to-substrate and TSV-to-TSV is of great importance. Similar to the coupling between interconnections, the volume and direction of the signals propagating in both the victim and the aggressive TSVs rely on the coupling between TSVs. The same problem is focused on for both capacitive and inductive coupling inside TSV arrays. The primary objectives involve a variety of manufacturing and design aspects to reduce the noise linked from aggressive TSV to victim TSV. This research proposes numerous methods for enhancing noise isolation in 3D IC circuits [12]–[15].

2. NOISE COUPLING MODELS IN 3D IC

Global interconnects have developed into a significant roadblock in modern very large scale integration (VLSI) designs. The signal quality worsens as a result of the lengthy interconnects and parasitic impedances. Repeaters, an essential circuit, are needed to mitigate the issue the global connection is having. The 3D structure will provide the best solution for this challenge of global interconnect by enabling intimate vertical integration. TSVs are short vertical links that connect components on neighboring layers in 3D IC designs. These TSVs help fix issues with global connectivity by allowing devices to be tightly connected in the vertical dimension. The main benefit of using 3D ICs is their lower form factor as compared to 2D architectures. A 2D IC of size A has a form factor proportional to A , but an n -layer 3D IC of the same area A has a form factor proportional to A/n . This capability lets tiny products use 3D IC designs. This research examines a unique nanosheet tunnel field effect transistor (TFET) with varying doping concentrations for low power and high switching applications. We use the same method to minimize 3D IC integration noise coupling. The method was previously used to a single 3D IC Si substrate block. In ongoing research, dielectric materials are being developed as an outer layer of TSVs for a single IC block that requires four. The implications of adding dielectric materials to each TSV's model to minimize noise coupling are investigated. Figures 1 and 2 show a single IC structure [16]–[20].

The width of a 3D IC is determined by the distance between the aggressive TSV and the victim TSV. According to the international technology roadmap for semiconductors (ITRS), the expected range for pitch between two TSVs (the shortest distance between the centers of both surrounding TSVs) is 2–8 meters. According to Table 1, a TSV has a thickness of 0.15 μm , a height of 8 μm , and an area of 4 μm^2 .





Figure 1. Model of single block of 3D IC structure Figure 2. Model of multiple blocks of 3D IC structure

Table 1. Dimensions of TSV as per ITRS roadmap

Dimensions of TSV	Value
TSV's diameter	2 μm
Thickness of liner	0.15 μm
TSV's height	8 μm
Distance between two TSV's	4 μm
Pitch between TSV to TSV	2 μm

3. METHOD

Due to the stacking of nano-sheets, the structure of the nanosheet field effect transistor (NSFET) is much more complicated than that of the metal oxide semiconductor field effect transistor (MOSFET). A superlattice with alternating Si and SiGe layers must be constructed as an alternative to a single channel. The next step is to remove the SiGe layer deliberately. Metal gate and gate dielectric (often a combination of SiO₂, Si₃N₄, and a high-K dielectric like Hafnium Oxide (HfO₂)) are used to fully surround the NS, filling the void between the Si channels. It is far more difficult to provide designers a selection of threshold voltages (multi-Vt) for nanosheet (NS) devices than it is for FinFET or MOSFET device designs. Low Vt devices are often utilized due to their outstanding performance, whereas high Vt devices are preferred due to their low power consumption. In order to meet designer goals for the optimal speed-to-power ratio, industrial procedures may produce up to four separate kinds of Vt. For instance, Samsung [20] reports that with 10 nm technology, the same FinFET device was released in super low Vt (sLVT), low Vt (LVT), regular Vt (RVT), and high Vt (HVT) versions, with Vt fluctuating between the two by 200 mV due to differences in the thickness of metal layers in the gate stack. In Narendar and Mishra [21], the metal gate boundary control strategy for multi-Vt NSFET devices is discussed. In our simulated NSFET, we used NS with thicknesses between 7 nm and 20 nm. In Figure 3, a 3D schematic of the proposed nanosheet tunnel FET is shown. Figure 3, which depicts a cross-sectional view of a NSFET, was produced using technology computer-aided design (TCAD).




Figure 3. 3D schematic view of the proposed NSFET

4. RESULTS AND DISCUSSION

A novel dielectric material with a low dielectric constant (Perylene-N) be utilized for noise isolation in future IC integration. Due to poor electrical signaling between the signal carrier and the victim, TSVs have the greatest drawback. Growing noise coupling occurs between silicon substrates and TSVs Perylene-N, a dielectric material, is used as a consequence to minimize noise while using less energy and taking up less space. For several structures, such as single-liner and stacked-liner constructions, as well as THz analyses, the Perylene-N material is contrasted with traditional SiO₂ material shown in Figure 4.

Perylene-N and SiO₂ are employed as single liner and stacked layers of liner structures surrounding the TSV shown in Figure 5. Many excellent mechanism designs were developed at around the same time that the traditional MOS structure met its scaling limit. Device performance is diminished as a consequence of short channel effects and drain induced barrier lowering (DIBL) introduced during MOSFET scaling. Until recently, it has been inconceivable to factor channels thinner than 6 nm into the 3D quantum transport equations. The density gradient model is commonly used in quantum transport equations [22]. A NSFET device is distinguished by its band gap narrowing (BGN) model and its doping-dependent mobility. The Shockley-read-hall (SRH) gene and the idea of Auger recombination have both been the subject of much study. Using CVT and ballistic mobility models, we were able to simulate gate lengths below 10 nm.

We undertake 3D simulations with a set/reset voltage range of +/-10 V to ascertain whether the reliability and performance of our proposed NSFET designs are feasible. The experimental setup results shown in Figure 6 are used to perform an initial calibration of the proposed NS device. The calibration verifies that the calculated drain current (ID) agrees with the experimental data.




Figure 4. Electrical and thermal models are in 3D view




Figure 5. Differences in applied potential between TSVs made of dielectric materials

Figure 6 demonstrates that the physical properties of the TCAD device correlate well with the experimental data used to illustrate NSFETs. It provides abundant evidence that the proposed model is quite similar to the observed one. The gate voltage (VGS) was adjusted from 0 V to 1.6 V to comply with ITRS standards. The framework for the gadget was created using a simulator built on the TCAD platform. The NSFET has dimensions of 12 nm for its gate length (LG), fin width (FW), channel height (H), and buried oxide layer (OL). Two times 12 nm is 24 nm, and that's how tall the whole fin is. To avoid nanoscale junction formation, the device is maintained at a constant doping concentration of $2 \times 10^{18} / \text{cm}^3$. We also look at operating the proposed NSFET at temperatures between 225 and 375 °C. The DIBL and subthreshold swing (SS) are used to measure how well a device performs in the subthreshold range. The DIBL and SS are calculated using the given formulas [23]. The simulated device's SS and DIBL are calculated based on the following factors. The temperature dependence of the SS is seen in Figure 7. High-temperature simulations of the SS were performed.




Figure 6. Calibration of TCAD device with experimental data utilized to demonstrate NSFET




Figure 7. Subthreshold NSFET characteristics with temperature variation

It is obvious that when the temperature rises, the subthreshold swing (mV/dec) increases. Figure 7 shows the proposed NSFET's drain-induced barrier lowering at various temperatures. The suggested structure offers excellent control over the DIBL as temperature increases, as is extremely obvious from the DIBL plot. Finally, when the temperature rises more, there is not much of an increase in the DIBL curve. It implies that the suggested gadget performs better even at greater temperatures.

The performance of the gadget was further investigated by analyzing I_{ON} and I_{OFF} at various temperatures. The suggested NSFET's I_{ON} is shown in Figure 8, at a higher temperature. The suggested device's on current is in the microampere region, which blatantly indicates the simulated device has greater switching control. Figure 9, illustrates how I_{ON} grows as the temperature rises and then decreases as the temperature rises. Figure 9, depicts the I_{OFF} of the simulated device at temperatures ranging from 225 °C to 375 °C. The suggested device's off current is in the region of Pico Amperes, demonstrating the device's excellent performance even at higher temperatures.




Figure 8. DIBL plot of proposed NSFET with varying temperature




Figure 9. I_{ON} of the proposed NSFET at varying temperature

Figure 10 shows the proposed NSFET's I_{ON}/I_{OFF} calculated and shown. We found that the device runs between 225 °C and 375 °C and has an I_{ON}/I_{OFF} ratio of above 107. The gm is crucial while designing operational and transconductance amplifiers. The gm shows the amplifier's DC gain, bandwidth, and noise efficiency. The formula from [24]–[26] was used to calculate and simulate the NSFET's transconductance.

Change the drain voltage (VDS) from 0.1 V to 1.6 V to imitate the device's transconductance. Figure 9 shows that drain voltage increases transconductance for the recommended NSFET.




Figure 10. I_{OFF} of the proposed NSFET at varying temperature

In order to determine a device's intrinsic gain, the output conductance (gd) is a crucial figure of merit. With a minor change in drain current and a small change in drain to source voltage, output conductance was estimated shown in the Figure 11. The output conductance curve was generated using a range of drain to source voltages, from 0.1 V to 1.6 V, as illustrated in Figure 12. A little rise in output conductance with rising VDS strongly confirms the suggested NSFET's driving potential. The outcomes are ideal for both high switching-rate and low power applications.




Figure 11. Transconductance (gm) plot with varying drain to source voltage of the proposed NSFET




Figure 12. Output conductance (gd) plot with varying drain to source voltage of the proposed NSFET

5. CONCLUSION

New integration strategies have been developed to decrease network delay. One of the greatest methods for CMOS applications is 3D integration technology, which enables many layers of devices to be stacked with high-thickness, interconnects between them. A big benefit of 3D IC is its capacity to perform heterogeneous integration in addition to everything else. The problem of noise coupling in 3D IC is quite serious. In order to lessen the issues with noise coupling, several researchers have created and tested

alternative materials for TSVs and substrates. This work proposes the application of the novel NSFET for the changeable CMOS technology node and the 3D IC noise coupling problem. Design requirements and basics are covered after a brief introduction of the electronic market and the route to the sub-nm world. Three approaches are suggested: the first uses Perylene-N as a dielectric material to reduce noise when compared to other dielectric materials; the second employs three distinct models to test noise coupling on numerous ICs, such as ETSV, TTSV, and heat source; and the third employs various core materials to isolate noise. The suggested structures provide superior results to traditional methods.




REFERENCES

- [1] B.-J. Huang *et al.*, "35.1 an octa-core 2.8/2GHz dual-gear sensor-assisted high-speed and power-efficient CPU in 7nm FinFET 5G smartphone SoC," *2021 IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA: IEEE, Feb. 2021, pp. 490–492. doi: 10.1109/ISSCC42613.2021.9366046.
- [2] S. Shree, S. Bharti, C. Reang, A. Pratyush, and P. Joshi, "Cascade FinFET direct coupled amplifier with power efficient technique," *2021 Innovations in Energy Management and Renewable Resources(52042)*, India: IEEE, Feb. 2021, pp. 1–3. doi: 10.1109/IEMRES2042.2021.9386973.
- [3] P. H. Vora and R. Lad, "A review paper on CMOS, SOI and FinFET technology," *Design and Reuse*, pp. 1–10, 2017.
- [4] S. Panchanan, R. Maity, and N. P. Maity, "A surface potential and drain current model for tri-gate FinFET: analysis of below 10nm channel length," *2021 IEEE 21st International Conference on Nanotechnology (NANO)*, Montreal, QC, Canada: IEEE, Jul. 2021, pp. 181–184. doi: 10.1109/NANO51122.2021.9514273.
- [5] X. Luo *et al.*, "A study of FinFET device optimization and PPA analysis at 5 nm node," *2020 China Semiconductor Technology International Conference (CSTIC)*, Shanghai, China: IEEE, Jun. 2020, pp. 1–4. doi: 10.1109/CSTIC49141.2020.9282502.
- [6] N. Jatav, A. Marwah, and S. Akashe, "Implementation of arithmetic logic unit using FinFET," *International Journal of Hybrid Information Technology*, vol. 9, no. 9, pp. 335–342, Sep. 2016, doi: 10.14257/ijhit.2016.9.9.31.
- [7] N. Bourahla, B. Hadri, and A. Bourahla, "Impact of channel doping concentration on the performance characteristics and the reliability of ultra-thin double gate DG-FinFET compared with nano-single gate FD-SOI-MOSFET by using TCAD-Silvaco tool," *Silicon*, vol. 14, no. 7, pp. 3477–3491, May 2022, doi: 10.1007/s12633-021-01121-4.
- [8] S. Nilamani, P. Chitra, and V. N. Ramakrishnan, "Topological variation on sub-20 nm double-gate inversion and Junctionless-FinFET based 6T-SRAM circuits and its SEU radiation performance," *Microelectronics Reliability*, vol. 82, pp. 11–19, Mar. 2018, doi: 10.1016/j.microrel.2018.01.002.
- [9] A. Allan, D. Edenfeld, W. H. Joyner, A. B. Kahng, M. Rodgers, and Y. Zorian, "2001 technology roadmap for semiconductors," *Computer*, vol. 35, no. 1, pp. 42–53, Jan. 2002, doi: 10.1109/2.976918.
- [10] M. Zhang, Y. Guo, J. Chen, J. Zhang, and Y. Tong, "Simulation investigation of the diffusion enhancement effects in FinFET with graded fin width," *IEEE Transactions on Nanotechnology*, vol. 18, pp. 700–703, 2019, doi: 10.1109/TNANO.2019.2927763.
- [11] R. Vempalle and D. P. Kumar, "An intelligent optimization technique for performance improvement in radial distribution network," *International Journal of Intelligent Unmanned Systems*, Jun. 2022, doi: 10.1108/IJUS-04-2022-0052.
- [12] M. Pisati *et al.*, "A 243-mW 1.25–56-Gb/s continuous range PAM-4 42.5-dB IL ADC/DAC-based transceiver in 7-nm FinFET," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 1, pp. 6–18, Jan. 2020, doi: 10.1109/JSSC.2019.2936307.
- [13] S. Verma, S. L. Tripathi, and M. Bassi, "Performance analysis of FinFET device using qualitative approach for low-power applications," *2019 Devices for Integrated Circuit (DevIC)*, Kalyani, India: IEEE, Mar. 2019, pp. 84–88. doi: 10.1109/DEVIC.2019.8783754.
- [14] O. A. Badry and M. A. Abdelghany, "Low power 1-Bit full adder using Full-Swing gate diffusion input technique," *2018 International Conference on Innovative Trends in Computer Engineering (ITCE)*, Aswan, Egypt: IEEE, Feb. 2018, pp. 205–208. doi: 10.1109/ITCE.2018.8316625.
- [15] R. Vempalle and P. K. Dhal, "Optimal analysis of time varying load radial distribution system with photovoltaic and wind generating system using novel hybrid optimization technique," *Renewable Energy Focus*, vol. 41, pp. 246–257, Jun. 2022, doi: 10.1016/j.ref.2022.03.004.
- [16] A. K. Yadav, B. P. Shrivatava, and A. K. Dadoriya, "Low power high speed 1-bit full adder circuit design at 45nm CMOS technology," *2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)*, Bhopal, India: IEEE, Oct. 2017, pp. 427–432. doi: 10.1109/RISE.2017.8378203.
- [17] M. Kumar and R. K. Baghel, "Ultra low-power high-speed single-bit hybrid full adder circuit," in *2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)*, Delhi, India: IEEE, Jul. 2017, pp. 1–6. doi: 10.1109/ICCCNT.2017.8204181.
- [18] H.-J. Cho *et al.*, "Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications," *2016 IEEE Symposium on VLSI Technology*, Honolulu, HI, USA: IEEE, Jun. 2016, pp. 1–2. doi: 10.1109/VLSIT.2016.7573359.
- [19] R. Bao *et al.*, "Multiple-Vt solutions in nanosheet technology for high performance and low power applications," *2019 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2019, pp. 11.2.1–11.2.4. doi: 10.1109/IEDM19573.2019.8993480.
- [20] V. Rafi, S. Nadendla, V. B. Nayak, K. V. N. Sai Reddy, G. U. Kumar, and A. Maniteja, "Minimization of losses in 119 bus radial distribution network using PSO algorithm," *2023 7th International Conference on Trends in Electronics and Informatics (ICOEI)*, Tirunelveli, India: IEEE, Apr. 2023, pp. 927–932. doi: 10.1109/ICOEI56765.2023.10125873.
- [21] V. Narendar and R. A. Mishra, "Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)," *Superlattices and Microstructures*, vol. 85, pp. 357–369, Sep. 2015, doi: 10.1016/j.spmi.2015.06.004.
- [22] C. K. Pandey, D. Dash, and S. Chaudhury, "Improvement in analog/RF performances of SOI TFET using dielectric pocket," *International Journal of Electronics*, vol. 107, no. 11, pp. 1844–1860, Nov. 2020, doi: 10.1080/00207217.2020.1756439.
- [23] B. V. Krsihna *et al.*, "A highly sensitive graphene-based field effect transistor for the detection of myoglobin," *Silicon*, vol. 14, no. 17, pp. 11741–11748, Nov. 2022, doi: 10.1007/s12633-022-01790-9.
- [24] S. Kanithan *et al.*, "Temperature influence on dielectric tunnel FET characterization and subthreshold characterization," *Silicon*, vol. 14, no. 17, pp. 11483–11491, Nov. 2022, doi: 10.1007/s12633-022-01776-7.
- [25] V. Rafi and P. K. Dhal, "Maximization savings in distribution networks with optimal location of type-I distributed generator along with reconfiguration using PSO-DA optimization techniques," *Materials Today: Proceedings*, vol. 33, pp. 4094–4100, 2020, doi: 10.1016/j.matpr.2020.06.547.




- [26] R. Vempalle and P. K. Dhal, "Loss minimization by reconfiguration along with distributed generator placement at radial distribution system with hybrid optimization techniques," *Technology and Economics of Smart Grids and Sustainable Energy*, vol. 5, no. 1, p. 18, Dec. 2020, doi: 10.1007/s40866-020-00088-2.

BIOGRAPHIES OF AUTHORS



Malagonda Siva Kumar    received his B.Tech. degree in the branch of electronics and communication engineering from JNTU Anantapuram, Andhra Pradesh, India in 2007. He Completed M.Tech. from JNTU Anantapuram, Andhrapradesh, India in 2011. He is pursuing Ph.D. in Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Avadi, Chennai-600061, India. He can be contacted at email: sivakumar.jntuacep@gmail.com.



Dr. Jayavelu Mohanraj    received the B.Tech. degree in telecommunication engineering from the Vellore Institute of Technology (VIT), Vellore, India, in 2008, the master's degree in VLSI design from Vel Tech Technical University, Avadi, Chennai, in 2012, and the Ph.D. degree from VIT in 2018. He is currently an associate professor with the Department of Electronics and Communication Engineering, Vel Tech Rangarajan Dr. Sagunthala Research and Development Institute of Science and Technology, Chennai. He has authored or coauthored over 20 papers in different international journals and conferences. His fields of interest include ultrafast fiber laser, nanomaterial-based saturable absorbers, and sensors. He can be contacted at email: jmohanraj@veltech.edu.in.