

# A Power Efficient Self Biased OTA Design based on $g_m/I_D$ Methodology with Considering Load Variation, Temperature Variation and Power Supply Variation

Vikas Mittal

Department of Electronics and Communication Engineering, M.M.Engineering College,  
Mullana, Ambala, Haryana, India

---

## Article Info

### Article history:

Received Apr 1, 2018

Revised Jun 20, 2018

Accepted Jul 7, 2018

### Keywords:

Analog ckts

ance/Drain Current ( $g_m/I_D$ )

Self Biasing

CommonMode

Feedback(CMFB)

Operational Transconductance

Amplifier (OTA)

Tran conduct

---

## ABSTRACT

The present work addresses the design of power efficient fully self biased OTA using a design methodology based on the  $g_m/I_D$  transistor characteristics. This analog module was analyzed, designed and prototyped in TSMC 0.35 $\mu$ m CMOS technology. Simulation results are presented, in order to validate the methodology. The OTA has Gain of 41.35 dB and 3db bandwidth of 138.73 kHz and the UGB of 12.40MHz with the current consumption of 65.50  $\mu$ A. The circuit does not have need of any DC external biasing circuit, only need to apply VDD (3.3 V). Here self biasing has been introduced with power consumption of 216.15 $\mu$ W. The results have been taken with load variations, temperature variations, and power supply variations. This circuit used in real time high frequency applications as in RF communication.

Copyright © 2018 Institute of Advanced Engineering and Science.  
All rights reserved.

---

## Corresponding Author:

Vikas Mittal,

Department of Electronics and Communication Engineering,

M.M.Engineering College, Mullana, Ambala, Haryana, India.

Email: vikasmittal@mmumullana.org

---

## 1. INTRODUCTION

The development of ultra-scaled VLSI technologies, coupled with the demand for more signal processing integrated in a single chip, has resulted in a tremendous potential for design of analog circuits. Most VLSI systems require analog sub-systems such as amplifiers, comparators, filters, oscillators, digital-to-analog and analog-to-digital converters. Most often the target technology process imposes design tradeoffs, some of them taken based on designer's experience with the target technology to achieve a successful analog design. More critical in deep sub-micron CMOS mixed-signal ICs are the specifications of analog circuits that are sensitive to the random variations of the size and technology parameters. This work focuses on the analysis, design and implementation of a low power OTA using the  $g_m/I_D$  design method [1]. In this method, we consider the relationship between the  $g_m/I_D$  ratio and the normalized drain current  $I_D/(W/L)$  as a fundamental design information to explore in the design space. In several analog blocks [2, 3], including the Gm-C filter [4], were designed using this methodology. Preliminary simulation results shows that a conventional design approach (using first-order Spice level 1 transistor models) achieves a similar performance with similar area, hence incurring in much larger power dissipation than that obtained in the  $g_m/I_D$  design method. The process parameters were obtained through the library files of TSMC 0.35 $\mu$ m CMOS technology [5]-[10].

## 2. SELF BIASED OTA ARCHITECTURE

Self biased circuit is the circuit in which there is no need of any external biasing circuit at any stage; means we made circuit in such a way that it take the biasing voltage from any node of the present circuit. Self Biased Circuit is able to bias its output to an equivalent bandgap voltage without using any external voltage reference or extra pin. A self-biased architecture which has an operating point independent of the process technology and environmental variations hence rendering a more robust design [11], [12]. The self-biased architecture also gives a constant ratio of the bandwidth to reference frequency and a constant damping factor. These ensure the stability of a OTA while at the same time keeping the phase noise low across the entire reference frequency range [13]. Fixed bias circuits get their bias voltages from independently designed reference voltage sources (or even something as simple as a voltage divider). Often in that case the bias may be left for the end-user to give some control over the operation point of the circuit. Self biased circuits get their bias voltages from the circuit itself often in the form of a negative feedback. This is very useful when a circuit is extremely sensitive to bias points and it becomes impractical to provide external biases that are correct to very high accuracies. This can happen in high gain amplifiers with very high impedance output nodes such as a common source amplifier with an active load [14], [15]. The operation of the circuit depends on the bias of the active load. It would therefore be desirable to sacrifice some of this gain by providing a negative feedback from the output to the gate of the active load. This way you would not have to bias the circuit yourself but will lose some of the gain of the circuit as a price. This is one of the trade off of analog circuits [17]-[19]. The circuit for self biased OTA is shown in Figure 1.




Figure 1. Self biased OTA

The biasing for the input transistors MN1 and MN2 are provided by the drain terminal (node P) of MP1, there is no need of external biasing circuit is required for operating this OTA. Here, there is only need to apply AC input. Designing is in such a manner that the voltage at point P is 1.6534volt. Here MP1 is using also as a current source for providing current to MN3 and which is mirroring in MN4.

## 3. DESIGN IMPLEMENTATION OF OTA

Considering the OTA design specifications and the chosen OTA architecture, the transconductor was designed using the  $g_m/I_D$  methodology [20]-[25]. For each transistor, the  $g_m/I_D$  factor is chosen, and then the normalized current  $I_D/(W/L)$  is determined for each transistor from the  $g_m/I_D$  vs.  $I_D/(W/L)$  curve for the target technology. Then, with the drain current value found, the W/L of each transistor can be obtained. The complete design procedure is demonstrated as follows:

- Considering SR specification, the bias current is determined:  
 $I_{bias} \geq SR \cdot C_L$ ,  $I_{bias} \rightarrow 75\mu A$ ;
- From the transconductance gain requirement of 35 dB and  $I_{D1}=12.5\mu A$ , the  $g_m/I_D$  ratio of the NMOS differential pair (MN1-MN2) can be determined:

- ( $g_m/I_D$ )<sub>N1</sub>=( $g_m/I_D$ )<sub>N2</sub>=5 → (W/L)<sub>N1</sub>=(W/L)<sub>N2</sub>=1.29;
- c. The current mirror transistors (MN3-MN4) are operated in strong inversion to guarantee
- d. good matching and noise properties. Thus we choose:  
( $g_m/I_D$ )<sub>N3</sub>=( $g_m/I_D$ )<sub>N4</sub>=1.70 → (W/L)<sub>N3</sub>=(W/L)<sub>N4</sub>=0.5;
- e. The load transistors (MP2-MP3) should also operate in strong inversion :  
( $g_m/I_D$ )<sub>P2</sub>=( $g_m/I_D$ )<sub>P3</sub>=9.09 → (W/L)<sub>P2</sub>=(W/L)<sub>P3</sub>=7.50;
- f. For the CMFB circuitry (MP4, MP5, MP6, MN45, MN6), to guarantee stable bias conditions we have:  
GBW<sub>CMFB</sub> ≥ GBW<sub>M1,M2</sub>. Thus,  
( $g_m/I_D$ )<sub>P4,P5</sub>=2, ( $g_m/I_D$ )<sub>P6</sub>=3.5 and ( $g_m/I_D$ )<sub>N5,N6</sub>=2;
- g. Here transistor MP1 provides the biasing voltage of 1.65 V at input and giving the bias current of 75 μA, the value of (W/L)<sub>P1</sub>=1.43

Figure 2 shows OTA implementation. The required plots for obtaining the values of (W/L)’s from  $g_m/I_D$  Methodology are giving in the Plots Figure 3 and Figure 4.




Figure 2. OTA implementation




Figure 3. Getting the value of MN1, MN2




Figure 4. Getting the value of MN3, MN4

By the same way the values of all (W/L)’s have been gotten. The designed values for the transistors sizes are shown in Table 1 after iterations. Here after iterations the circuit have made circuit in such a way that the DC voltage of output node of the first stage is on 1.65 V. This will provide a DC input to the next OTA stage.

Table 1. OTA transistor dimensions obtained through the design methodology

Name of Transistor	(W/L)
MN1, MN2	71.3
MN3, MN4	0.714
MN5, MN6	0.714
MP1	1.428
MP2, MP3	1.285
MP4, MP5	0.714
MP6	2

The fully self biased OTA was then implemented according to the topology showed in Figure 3. All transconductors operate with one common bias generating circuit, which improves the matching between the OTA's stage.

## 4. LAYOUT

### 4.1. Analog Layout

When low-level or high-precision circuitry is being designed, a lot of care is usually given to the details of the circuit schematic and how the signal runs are routed. In layouts for digital circuits, the speed and the area are the two most important issues. In contrast, the layout for analog circuits, everything should be considered simultaneously [26]. In addition to the speed and the area, other equally critical considerations should be taken into account. In analog layout more care has to be given as the circuit performance changes drastically due to noise, mismatches, crosstalk and shielding required to protect critical nodes from being disturbed [27]. Without proper layout, the mismatches and the coupled noise would be quite large and would significantly degrade the performance of the amplifiers [28].

### 4.2. Layout of OTA

Due to huge aspect ratio, some transistors are divided into multiple fingers [29]. Figure 5 shows all the transistors with fingerings. Aspect ratio of MN1 and MN2 is 100/1.4. Since  $100=2 \times 50$ , so a single transistor is divided in to 2 fingers with width of  $50\mu\text{m}$ . There is no need to make fingers of other transistors of OTA, because sizes of these transistors are very small.




Figure 5. Layout of OTA

## 5. SIMULATION AND RESULTS

In this Chapter the schematic of the circuit has been simulated for various parameters. All values have been measured at load capacitance of  $3\text{pF}$ . Prepared circuit of OTA is simulated at Tanner, T-SPICE tool at  $0.35\mu$  technology. This OTA is to be powered from a 3.3 volts power supply and with a power dissipation of  $216\mu\text{W}$ . The current sources/sinks required for biasing are used from output stage.

Based on the OTA, input stage is fully self biased, an OTA has been designed. The simulations include AC response, Transient analysis, DC Response. The responses have been checked for temperature variation, Load capacitance variation and power supply variation. There is no need to give any DC at the input because this circuit is fully self biased that’s why there is no need to make any biasing circuit.

**5.1. AC Analysis:**

On applying AC of 10 mv and DC of 0 V at input terminal of designed filter. (Here VDD is 3.3V with respect to ground). Figure 6 shows AC Analysis for OTA. The netlist and the simulated AC results for the gain (magnitude in dB) with respect to frequency(Hz) has been plotted by using TSMC 0.35µm on T-SPIICE tool (Tanner), is given in Figure 7. From Figure 7 plotted waveforms, the following parameters have been obtained as in Table 2.




Figure 6. AC analysis for OTA




Figure 7. Plotted AC response of OTA

Table 2. Obtained Parameters for AC Analysis

Gain	41.35 dB
3dB Bandwidth	138.73 kHz
UGB	12.40 MHz
Power Dissipation	216.15 µW

**5.2. Transient Analysis**

For observing the transient response of the filter the test setup of Figure 8 must be used. In this setup sinusoidal signals are applied to the two inputs and the effective value of input signal is the difference of the voltage at the two terminals. No DC potential is applied along with the sinusoidal signal because the circuit is fully self biased.




Figure 8. Transient analysis for a OTA

The simulated transient results for the magnitude in volt with respect to time (sec) have been plotted in Figure 9. On applying the input voltage peak to peak of 1mv, output voltage peak to peak of 220mv has been obtained. Here max voltage swing is 1.72V and min voltage swing is 1.50V. The simulated transient results for the magnitude in volt with respect to time (sec) have been plotted in Figure 9. On applying the input voltage peak to peak of 1mv, slew rate of 9.992 µs has been obtained.




Figure 9. Simulated transient responses

### 5.3. DC Analysis



The main response of this circuit is the DC response. As no biasing voltage at the input is used, single voltage source i.e. power supply (VDD) provides the necessary DC voltage at the input. Here the voltage of every node is almost equal to 1.65 volt.

#### a) DC Value of V<sub>OUT1</sub>

The voltage of node VOUT1 is plotted in Figure 10, when the value of VDD is 3.3 volt, then on this value, the voltage at node VOUT1 is 1.61 Volt.

#### b) DC Value of V<sub>OUT2</sub>

The voltage of node VOUT2 is plotted in Figure 11, when the value of VDD is 3.3 volt, then on this value the voltage at node VOUT2 is 1.61 Volt.

Figure 10. Voltage of Node V<sub>OUT1</sub>Figure 11. Voltage of node V<sub>OUT2</sub>

### 5.4. Load Variations:

On applying different values of load capacitance differences in all the achieved parameters have been obtained. The achieved parameters have been plotted in the following figures for three different (2.5 PF, 3 PF, 3.5 PF) values. From Figures 12, 13 and 14 plotted waveforms, the following parameters have been obtained as in Table 3.

#### At C<sub>L</sub>=2.5 PF

*A Power Efficient Self Biased OTA Design based on  $g_m/I_D$  Methodology with Considering... (Vikas Mittal)*




Figure 12. AC Analysis at  $C_L=2.5$  PF

At  $C_L=3$  PF




Figure 13. AC Analysis at  $C_L=3$  PF

At  $C_L=3.5$  PF




Figure 14. AC Analysis at  $C_L=3.5$  PF

Table 3. Obtained Parameters for different Loads

Achieved Parameters	Gain	3dB Bandwidth	UGB	Power Dissipation
$C_L=2.5$ pF	41.27 dB	155.33 kHz	15.66 MHz	216.15 $\mu$ W
$C_L=3$ pF	41.35 dB	138.73 kHz	12.40 MHz	216.15 $\mu$ W
$C_L=3.5$ pF	41.13 dB	112.68 kHz	9.84 MHz	216.15 $\mu$ W

### 5.5. Temperature Variations

On applying different values of temperature there are changes in all achieved parameters. The achieved parameters has been plotted in the following figures for three different (200C, 300C, 400C,) values temperatures.i.e.

#### 5.5.1. AC Analysis

AC analysis has been done first for all three temperatures. From Figure 15, plotted waveforms, the following parameters have been obtained as in Table 4. According to Table 5 this has to be seen that as temperature is increasing, each parameter is improving. Gain and Bandwidth is maximum at 300C.




Figure 15. AC Analysis at Different Temperatures

Table 4. Obtained Parameters for different Temperatures

Achieved Parameters	T=20 <sup>o</sup> C	T=30 <sup>o</sup> C	T=40 <sup>o</sup> C
Gain	40.92 dB	41.45 dB	28.28 dB
3dB Bandwidth	121.98 kHz	121.98 kHz	121.78 kHz
UGB	12.69 MHz	12.69 MHz	5.88 MHz
Power Dissipation	216.15 $\mu$ W	216.15 $\mu$ W	216.15 $\mu$ W



Table 5. Obtained Parameters for different Power Supplies

Achieved Parameters	V <sub>DD</sub> =3 V	V <sub>DD</sub> =3.3 V	V <sub>DD</sub> =3.6 V
Gain	37.03 dB	40.92 dB	38.12 dB
3dB Bandwidth	83.17 kHz	121.98 kHz	157.47 kHz
UGB	2.39 MHz	12.69 MHz	11.65 MHz
Power Dissipation	196.5 $\mu$ W	216.15 $\mu$ W	235.8 $\mu$ W

#### 5.5.2. DC Analysis

The DC analysis has been done for all three temperatures and the values for all three nodes have been plotted. According to the Figure 16 and Figure 17 this has to be seen that there is no effect on the DC voltages of all nodes. So this has to be said that the circuit is resistant for common mode signal and can be operated on different temperatures.



**Effect on  $V_{OUT1}$** Figure 16. DC Analysis on Node  $V_{OUT1}$ **Effect on  $V_{OUT2}$** Figure 17. DC Analysis on Node  $V_{out2}$ **5.6. Power Supply Variations**

The effect of the variation in power supply has been plotted. From Figure 18, plotted waveforms, the following parameters have been obtained as in Table 5. According to the Table 5 this has to be seen that the overall performance of the circuit is increasing for lesser value of power supply.




Figure 18. AC Analysis of Power Supply Variation

## 6. CONCLUSIONS

Self biasing is the area of biasing, which reduces the area requirement of the circuit. As the technology is scaled down it is more important for a filter to work at any CM level. Here in this thesis work, fully self biased OTA using a design methodology based on the  $g_m/I_D$  transistor characteristics is designed and simulated with the schematic of the circuit.

The OTA has Gain of 41.35 dB and 3db bandwidth of 138.73 kHz and the UGB of 12.40MHz with the current consumption of 65.50  $\mu$ A. The circuit does not have need of any DC external biasing circuit, only need to apply VDD (3.3 V). Here self biasing has been introduced with power consumption of 216.15 $\mu$ W.

The operation of the input stage under different supply voltages and temperature are simulated and analyzed. Simulation result for temperature variation, power supply variations and load variations shows that the circuit can be used for wide range of temperature, power supply and load variation. The main feature of the circuit is the self biasing with low current consumption of 65.5 $\mu$ W.

## REFERENCES

- [1] Silveira, F., Flandre, D., Jespers, P.G.A., "A  $g_m/I_D$  Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Siliconon- Insulator Micropower OTA", IEEE Journal of Solid- State Circuits, vol. 31, no. 9, September 1996.
- [2] Cortes, F. P., Fabris, E., and Bampi, S., "Analysis and Design of Amplifiers and Comparators in CMOS 0.35 $\mu$ m Technology", Microelectronics Reliability, Elsevier Ltd, vol. 44, pp. 657 – 664., April 2004.
- [3] Cortes, F. P., Fabris, E., and Bampi, S., "Applying the  $g_m / I_D$  Method in the Analysis and Design of Miller Amplifier, Comparator and Gm-C filter", Proceedings of IFIP VLSI-Soc 2003, Germany, December 2003.
- [4] Voornal, H., & Veenstra, H., "Tunable high-frequency Gm-C filters". IEEE Journal of Solid-State Circuits, vol. 35, no. 8, pp.1097–1108, 2000.
- [5] Kardontchik, H., Gray, P. R., "High-Frequency CMOS Continuous-Time Filters". IEEE Journal of Solid-State Systems, vol. SC-19, pp. 939-948, 1984.
- [6] Gulati K., Lee H. S., "A High Swing CMOS Telescopic Operational Amplifier", IEEE Journal of Solid State Circuits, vol. 33, No. 12, December 1998.
- [7] Pandey, P., Silva-Martinez J., and Liu, X., "A CMOS 140-mW Fourth-Order Continuous-Time Low-Pass Filter Stabilized with a Class AB Common Mode Feedback Operating at 550 MHz", IEEE Transactions on Circuits and Systems- I: Regular Papers, vol. 53, no. 4, pp. 811, 2006.
- [8] Nauta, B., "A CMOS Transconductance-C Filter Technique for Very High Frequencies", IEEE Journal of Solid-State Circuits, vol. 27, pp.142–153, 1992.
- [9] Thanachayanont, A., & Payne, A., "CMOS Floating Active Inductor and its Applications to Bandpass Filter and Oscillator Designs", IEE Proceedings Circuits, Devices and Systems, vol. 147, no. 1, pp.42–48, 2000.
- [10] Sánchez-Sinencio, E., Silva-Martinez, J., "CMOS Transconductance Amplifiers and Active Filters: a Tutorial", Proceedings of IEEE Circuits Devices Systems, vol. 147, pp. 3- 12, 2000.
- [11] Burgger, V.W., Hosticka, B.J., and Moschytz, G.S., "A Comparison of Semiconductor Controlled Sources for the Design of Active RC Impedances", Int. J. of Circuit Theory and Appl., vol. 10, pp.27-42, 1982.

- [12] Theodore L. Deliyannis, Dr. Yichuang Sun, J. Kel Fidler, "Continuous-Time Active Filter Design," CRC Press LLC, Article 8.1, 1999.
- [13] Liu, H., & Karsilayan, A. I., "A High Frequency Bandpass Continuous-Time Filter with Automatic Frequency and Q-Factor Tuning", IEEE International Symposium on Circuits and Systems, vol. 1, pp.328–331, 2001.
- [14] Geiger, R.L., and Sánchez-Sinencio, E., "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial", IEEE Circuits and Devices Magazine, vol. 1, pp.20-32, March 1985.
- [15] Wittlinger, H.A., "Applications of the CA3080 and CA3080A High Performance Operational Transconductance Amplifiers", RCA Application Note ICAN-6668, May, 2002.
- [16] Laker, K. R., and Sansen, W. M. C., "Design of Analog Integrated Circuits and Systems", New York: McGraw-Hill, 1994.
- [17] Tsvividis, Y., "Integrated Continuous-Time Filter Design – An Overview", IEEE Journal of Solid-State Circuits, vol. 29, 1994.
- [18] M. Bialko and R. W. Newcomb, "Generation of All Finite Linear Circuits Using the Integrated DVCCS", IEEE Trans. on Circuit Theory, vol. CT - 18, pp. 733- 736, Nov, 1971.
- [19] Forti, F. and Wright, M.E., "Measurement Of MOS Current Mismatch in the Weak Inversion Region", IEEE J. Solid-state Circuits, vol. 29, pp. 138-142, Feb, 1994.
- [20] Zhang, X., & El-Masry, E. I., "A Novel CMOS OTA Based on Body-Driven Mosfets and its Applications in OTA-C Filters", IEEE Transaction on Circuits and Systems I: Fundamental Theory and Applications, vol. 54, pp.1204–1212, 2007.
- [21] Szczepanski, S., Jakusz, J., & Schaumann, R., "A linear fully balanced CMOS OTA for VHF filtering applications", IEEE Transactions on Circuits and Systems–II: Analog and Digital Signal Processing, vol. 44, no. 3, pp.174–187, 1997.
- [22] Koziel, S., & Szczepanski, S., "Design of highly linear tunable CMOS OTA for continuous-time filters", IEEE Transactions on Circuits and Systems-II: Analog and Digital Processing, vol.49, no. 2, pp.110–122, 2002.
- [23] Barthe'lemy, H., Meille're, S., Gaubert, J., Dehaese, N., Bourdel, N., "OTA Based On CMOS Inverters and Application in the Design of Tunable Bandpass Filter", Springer Science Business Media, LLC 2008.
- [24] Grise, W., "Application of the Operational Transconductance Amplifier (OTA) to Voltage-controlled Amplifiers and Active Filters," Department of IET, Morehead State University, Morehead, KY 40351, 2004.
- [25] Silveira, F., Flandre, D., Jaspers, P.G.A., "A gm/ID Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Siliconon- Insulator Micropower OTA", IEEE Journal of Solid- State Circuits, vol. 31, no. 9, September 1996.
- [26] Thapar, H., Lee, S. S., C. Conroy, R., Contreras, A., Yeung, J. Chern, G., Pan, T. and Shih, S. M., "Hard Disk Drive Read Channel: Technology and Trends", IEEE Custom Integr. Circuits Conf, pp. 309–316, 1998.
- [27] Bloodworth, B. E., Siniscalchi, P. P., DeVairman, G. A., Jezdic, A., Pierson, R. and Sundararaman, R., "A 450-Mb/S Analog Front End for PRML Read Channels," IEEE J. Solid-State Circuits, vol. 34, no. 11, pp. 1661–1675, 1999.
- [28] Rao, N., Balan, V. and Contreras, R., "A 3 V 10–100-Mhz Continuoustime Seventh-Order 0.05 Equiripple Linear-Phase Filter," IEEE J. Solid- State Circuits, vol. 34, no. 11, pp. 1676–1682, 1999.
- [29] Yodprasit, U., & Sirivathanant, K., "VHF Current-Mode Based on Intrinsic Biquad of the Regulated Cascode Topology", IEEE International Symposium on Circuits and Systems, vol. 1, pp.172–175, 2001.

#### BIOGRAPHY OF AUTHOR



Vikas Mittal, received his M.Tech in Electronics and Communication Engineering from Kurukshetra University Kurukshetra. Currently, he is pursuing PhD at National Institute of technology in the School of VLSI Design and Embedded System. His research interests include biomedical voice signal processing and VLSI design.