Implementation of High Speed Vedic Multiplier Using Vertical and Crosswise Algorithm

G. Vadiraj, K. Shivanand, B. Sampat, G. Subramanya Nayak Department of Electronics and Comunication Engineering, Manipal Institute of Technology Manipal University, Manipal, India

Article Info	ABSTRACT					
Article history: Received Jan 3, 2017 Revised Jan 14, 2017 Accepted Jan 31, 2017	Multiplication is an important fundamental function in arithmetic operations. Multiplication-based operations such as Multiply and Accumulate (MAC) and inner product are some of the frequently used operations in many Digital					
	Signal Processing (DSP) applications such as convolution, Fast Fourier Transform(FFT), filtering and in microprocessors in its arithmetic and logic unit. Since multiplication dominates the execution time of most DSP					
Keywords:	algorithms, so there is a need of high speed multiplier. Higher throughput arithmetic operations are important to achieve the desired performance in					
Drug suitability Hypertension Profile matching Interpolation	many real-time signal and image processing applications. In this project, the comparative study of Vedic multiplier and Sequential multiplier is done for low power requirement and high speed. The proposed architecture is based on the Vertical and Crosswise algorithm of ancient Indian Vedic Mathematics, which increases the speed of multiplier by reducing the number of clock cycles thus achieving the greater speed of the processor or system.					
	Copyright © 2017 Institute of Advanced Engineering and Science. All rights reserved.					
Corresponding Author:						

G.Subramanya Nayak, Department of Electronics and Comunication Engineering, Manipal Institute of Technology, Manipal University, Manipal. India. Email: gs.nayak@manipal.edu

1. INTRODUCTION

In computers, considerable amount of processing time is spent by the CPU on implementing arithmetic operations, particularly multiplication operations and it requires substantially more hardware resources and processing time than addition and subtraction. In fact, 8.72% of all the instruction in typical processing units is multipliers [1].

Thus multiplication time becomes one of the dominant factor in determining the instruction cycle time of a processor. The need for high speed processing is increasing as computer and signal processing applications are expanding and the development of fast multiplier circuit has been a subject of interest over decades[2]. In the binary multiplier, multiplication is implemented generally with a sequence of addition, and shift operations. Multiplier based on Vedic Mathematics is one of the fast and low power multiplier. This optimization includes the circuit style and topology, the architecture for implementing the circuits. Employing this technique in the computation algorithms will reduce the complexity, execution time, power. The method can also be used to compute NxN multiplication, by reducing the NxN structure into an efficient 8x8 multiplier structures [3].

2. RESEARCH METHOD (URDHVA TIRYAKBHYAM)

The proposed multiplier algorithm is based on Urdhva Tiryakbhyam Sutra of ancient Indian Vedic Mathematics. Urdhva Tiryakbhyam Sutra is a general multiplication formula applicable to all cases of

multiplication. It literally means "Vertically and crosswise". It is based on a concept of generating of all partial products in parallel (at once) and the final result is obtained by adding these partial products concurrently as shown in Figure 1. It should be clearly noted that carry may be a multi-bit number [4]. This algorithm traditionally used for the multiplication of two numbers in the decimal number system. In this work, the same logic is used for the binary number system to make the proposed algorithm compatible with the digital hardware.



Figure 1. Vertically and crosswise multiplication

To illustrate the multiplication algorithm, we have considered the multiplication of two binary numbers a3a2a1a0 and b3b2b1b0. As the result of this multiplication would be more than 4 bits, we express it as r7r6r5r4r3r2r1r0. The circuit is designed making use of the proposed method and carry look ahead adder concept. The circuit makes use of 72 logic gates and the design is implemented using Circuit Maker software. The expressions used to calculate final product is shown in Figure 2 and the circuit diagram is shown in Figure 3 respectively. In the Vedic Multiplier each multiplicand bit is multiplied with all the bits of the multiplier, starting from MSB. The products are arranged (crosswise) as shown in Figure 4.

Then the bits are added vertically, the carry generated from the lower bit addition is added to the next stage sum, by using the carry look ahead method. Note that the carry generated may be multi bit. Thus sum obtained by the crosswise and vertical multiplication and addition of bits of the two numbers. The example of decimal number multiplication is illustrated in the Figure 4. The general sequential multiplier makes use of shifter and adder. Thus to generate the result of 4x4 multiplication requires 4 shift operations to generate the 16 product terms plus addition of these partial product terms. The flowchart of the sequential multiplier is given in Figure 5. Figure 6 and Figure 7 illustrates the binary multiplication by sequential and Vedic method respectively. Absence of the shift operation in the Vedic multiplier not only increases the speed of the operation but also helps in reducing the area and power required for the design [5], [6].

Implementation of High Speed Vedic Multiplier Using Vertical and Crosswise... (G.Subramanya Nayak)

	b15	ь14 ь11	ь13 ь10	b12 b09	608 1.06	
111	L10	109	LOS	L07		
	b07	b06	b05	604		
		b03	b02	b01	Ь 00	
1.05	L04	L03	L02	L01	L00	

LO = bO;	C1 = b4 & b1;
L1 = b4 🕀 b1	C2 =(b5 & b2) +(b5 + b2)&C1
L2 = b5⊕ b2 ⊕ C1	C3 = (b3 & b6) + (b3 + b6)&C2
L3 = b6 ⊕ b3⊕C2	
L4 = Ь7 ⊕ C3	
L5 = b7 & C3	



Figure 3. Architecture of Vedic multiplier



Figure 4. Multiplication of two 4-bit numbers



Figure 6. Binary multiplication by sequential method



Figure 5. Flow chart sequential multiplier algorithm



Figure 7. Binary multiplication by Vedic

3. **RESULTS**

The multiplier has been implemented using Verilog HDL. Timing dig and Synthesis result is obtained for both the multipliers. Delay in Vedic multiplier for 4×4 bit number is around 10ns while the

Figure 2. Carry look ahead equations

delay in Sequential multiplier is around 50 ns. The simulation results of Vedic multiplier and Sequential multiplier are shown in Figure 8 and Figure 9 respectively.



Figure 8. Simulation result of Vedic multiplier

There are the second second at the second at							and Provention
The line way be and an	den barren frege		a la sall				
COM C XGOXO	NO PERMIT	TT PN A	20 P H	MERNIN Y	TI DI P 48 Lister -	40 II I Calle lastat	NAME OF COMPANY
atomics and the second s and the second	Closelle + 2	N 41 200			C001225 m		1,019,700.04
ALS INTERVENTION	INTERPORTMENT OF	Tiana	Value	- Patern	1,000mm	10 Highebres ;	1,000 mm (1,100
instance and Process Same D	Distingting internation in	ALC: NO DESCRIPTION OF	00				
🚆 sasg_nearth_Alle 👘	Tituert Name Iname	The Inan	1				
PR ALL	De de L	- 🗢 👪 YENEN, HIE	8	222.5		11,000	
	reary, out	O = 10 000 O O	8088	8283			
	and an 200	10	A MARKED VIL	2010			
	1 4(\$4) SALS		A.00013.11				
	1001 HANN 1001	1 1000					
	1091 WUF 155	- 10°					
	op. Maridata 2	3					
	A A MILL MA	19					
	A CHIEF NE	(IBR)					
	In it & BILF AND 2	(100)					a da da ta
	1 0.0 HKW 270 1	(1) Sec.			Sector Sector		10.82 ml
	15 0 1 1747 271 5			line laine	Les Jahra	10.10	And a second
	\$ 1,0,00(,17) 1			ALC: NOT THE	and a second sec		
	is many of the state			and the second			
testers 12 steams 12 floorers	IC : and here ?		index o	4.0	0		
can a las mente las mana d	· Income Contraction	100	1. Carriellow				
and the second se							40
New Construction of the Addition of the Additi							
en fanos add Geestande, falfetust i rede	- E60						
in here and (some rade (here, a) a case	i fari						
IN LODUE							
m2	the second se	i anna anna an					
Finance Fill and Annual Cont.	mondonus line again per securi line	e new (n eec.m)					
		V. I	0	- 11/-			Som Tarve School
AND DESCRIPTION OF ADDRESS OF ADDRES			a local district	TO DESCRIPTION			621764

Figure 9. Simulation result of sequential multiplier

4. CONCLUSION

This hardware design of Vedic can be looked as similar to the array multiplier. All the partial products are calculated in parallel and the delay associated is mainly the time taken by the carry to propagate through the adders plus the partial products generation from the logic gates. As the number of bits increases for 8x8 bits, 16x16 bits the timing delay is greatly reduced for Vedic multiplier as compared to other multipliers. Vedic multiplier has the greatest advantage as compared to other multipliers over gate delays and regularity of structures.

ACKNOWLEDGEMENTS

Our thanks are due to Dr. Somashekara Bhat, HOD, Dpeartment of E & C Engineering, MIT Manipal for providing fruitful suggestions during the course of our work. We are also thankful to Dr. G.K Prabhu, Director, MIT, for all infrastructural support in implementing this work.

REFERENCES

 Anju and V.K. Agrawal, "FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics", *IOSR Journal of VLSI and Signal Processing* (IOSR-JVSP) Volume 2, Issue 5, ISSN: 2319 – 4200, pp. 51-57, January 2013.

Implementation of High Speed Vedic Multiplier Using Vertical and Crosswise... (G.Subramanya Nayak)

- [2] Gaurav Sharma, Arjun Singh Chauhan, Himanshu Joshi and Satish Kumar Alaria, "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL", *International Journal of IT, Engineering* and Applied Sciences Research (IJIEASR), ISSN: 2319-4413, Volume 2, No. 6, June 2013, pp. 28-32, June 2013.
- [3] Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat, "Design and Implementation of 8 bit Vedic Multiplier", International Journal of Advanced Research in Electrica, Electronics and Instrumentation Engineering, Vol 2, Issue 12, December 2013.
- [4] Soma BhanuTej, "Vedic Algorithms to develop green chips for future", *International Journal of Systems, Algorithms & Applications*, Volume 2, Issue ICAEM12, ISSN Online: 2277-2677, February 2012.
- [5] Prabir Saha, Arindam Banerjee, Partha Bhattacharyya and Anup Dandapat, "High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics", Proceeding of the 2011 IEEE Students' Technology Symposium IIT Kharagpur, ISBN: 978-1-4244-8943- 5/11, pp.237-241, January 2011.
- [6] M.E. Paramasivam and Dr. R.S. Sabeenian, "An Efficient Bit Reduction Binary Multiplication Algorithm using Vedic Methods", *IEEE 2nd International Advance Computing Conference*, ISBN: 978-1-4244-4791-6/10, pp. 25-28. 2010.

BIOGRAPHIES OF AUTHORS



Mr. G.Vadiraj is presently pursuing his M.Tech in Digital Electronics and Advanced Communication at Department of Electronics and Communication, Manipal Institute of Technology, Manipal University, Manipal. His areas of intersert are Digital Systems and Communication Engineering.



Mr. K.Shivanand is presently pursuing his M.Tech in Digital Electronics and Advanced Communication at Department of Electronics and Communication, Manipal Institute of Technology, Manipal University, Manipal. His areas of intersert are VLSI, Signal Processing and Communication Engineering.



Mr. B.Sampat is presently pursuing his M.Tech in Digital Electronics and Advanced Communication at Department of Electronics and Communication, Manipal Institute of Technology, Manipal University, Manipal. His areas of intersert are Embedded Systems, Signal Processing and Communication Engineering.



Dr. Subramanya G. Nayak, PhD, is currently serving as professor at the Department of Electronics and Communication, Manipal Institute of Technology, Manipal University Karnataka, India. He has been associated with Manipal Institute of Technology, Manipal University, and Karnataka for the past 17 years. He has a PhD degree in Electrical and Electronics Engineering. He has been actively involved in academics and research related activities at the institute and has published more than 40 papers in reputed international journals and conference proceedings. His research areas are bio signal recognition, Digital Systems and embedded system design and applications.