Design of Mesh and Torus Topologies for Network-On-Chip Application

Sonal S. Bhople, M. A. Gaikwad B.D.C.E. Sewargram, Wardha (M.S.)

Article Info

ABSTRACT

Article history:

Received Apr 18, 2013 Revised Jun 9, 2013 Accepted Jun 23, 2013

Keyword:

Network on Chip Topology Router

Network-on-Chip (NoC) is a general purpose on-chip communication concept that offers high throughput, which is the basic requirement to deal with complexity of modern systems. In Network on chip topology design is one of the significant factors that affect the net delay of the system. In this paper mesh topology and torus topology are compared in terms of network delay for a given NOC application using Xillinc 9.1c.

> Copyright © 2013 Institute of Advanced Engineering and Science. All rights reserved.

Corresponding Author:

Sonal S. Bhople, B.D.C.E. Sewargram, Wardha (M.S.) Sevagram, State Highway 258, Sevagram, Maharashtra 442102, India Phone:+91 7152 284 378 Email: sonalbhopale@gmail.com

1. INTRODUCTION

The Network-on-Chip (NoC) is a communication centric interconnection approach which provides a scalable infrastructure to interconnect different IPs and sub-systems in a SoC [5], [7], [15]. Moreover, NoCs can make SoCs more structured, and reusable, and can also improve their performance [5], [8]. However, solutions to overcome performance limitations in NoCs are yet to be presented.

Many topologies with different capabilities have been proposed for NoCs including Mesh [8], Torus [7], Octagon [9], SPIN [4], and BFT [10]. In such cases, one of the main goals is to improve network performance by providing better static topological characteristics such as diameter and average inter-node distance [8]. However, when designing communication architecture, it is vital to consider the effect of physical design constraints such as wire routing, wiring density, and power consumption. The authors of [11] showed that in contrast to normal beliefs, on chip interconnections suffer from certain physical limitations which lead to great performance reduction. According to their results, when we consider these physical design constraints, higher dimensional networks may have serious limitations. Moreover, these constraints cause designers to decline the number of communication channels or wire bandwidth. If we compare mesh and torus topology in the contest of delay then torus topology is better as compared to the mesh topology i.e. time required to route the packet in torus topology is less as compared to the mesh topology.

This paper organised as follows, Section II deals with related work, Section III gives the simulation scenario of mesh topology and torus topology and Section IV deals with result Section V represents graph and finally Section VI represents conclusion and Section VII represents references.

76

2. RELATED WORK

In the previous work various topologies such as mesh, torus, folded torus, BFT, SPIN etc are compared according to various parameters such as power consumption, delay, area, and throughput. In this paper we are designed mesh topology and torus topology and delay required for that topologies are find out. In this paper we are take 3x3 mesh topology and 3x3 torus topology. There are 9 routers are connected to each other and C marks IP cores, Switch addresses indicate the XY position in network as shown in Figure 1 and Figure 2.



Figure 1. 3x3 Mesh NoC structure



Figure 2. 3x3 Torus NoC structure

In this topologies we have to first design the router. Router is the heart of NoC architecture. In this paper we are using the packet of 160 bits. The packet is divided into flits. Each packet contains four flits each flit is of 40 bits. The first flit contains the source and destination address. In this we are used router having certain blocks as follows: FIFO, cross-bar and arbiter.

2.1. FIFO

We are using FIFO (First In First Out) which is used as input buffer to store the data temporarily. First in first out type of buffer is shown in Figure 3



Figure 3. FIFO Buffer

When first flits of 40 bit arrives at the input port and write signal of corresponding FIFO is low, it gets stored in memory denoted by a1. When next flit arrives, data stored in a1 shift to a2 and new flit stored in a1. Similarly when third flit arrives, data stored in a2 shift to a3, data stored in a1 shift to a2 and new flit stored in a1. Finally when last i.e. fourth flit arrives, data stored in a3 shift to a4, data stored in a2 shift to a3, data stored in a1 shift to a2 and new flit stored in a1. Now very first flit is stored in a4 which is nothing but header flit containing source and destination address and last flit is stored in a1. All the flits follow the path of header flit.

2.2. Cross-bar

In this paper we have design of crossbar switch has 5 inputs and 5 outputs. Figure 4 shows Multiplexer based crossbar switch. As we are getting five inputs of 40 bits from five ports of router, number

of 5:1 multiplexes used inside the crossbar is five. All five inputs are given to all the multiplexers. Select line is of three bit. Select lines are generated by the arbiter (depending on the round robin algorithm). Outputs of multiplexers are the output ports of the 5X5 router.



2.3. Arbiter

Arbiter controls the arbitration of the ports and resolves contention problem. It keeps the updated status of all the ports and knows which ports are free and which ports are communicating with each other. In this work, we are using round-robin arbitration algorithm. Packets with the same priority and destined for the same output port are scheduled with a round-robin arbiter. If there are many input ports request the same output or resource, the arbiter is in charge of processing the priorities among many different request inputs. The arbiter will release the output port which is connected to the crossbar once the last packet has finished transmission. So that other waiting packets could use the output by the arbitration of arbiter. A round-robin arbiter operates on the principle that a request which is just served should have the lowest priority on the next round of arbitration. Depending upon the control logic arbiter generates select lines for mux based crossbar and read or write signal for FIFO buffers.

2.4. Router

The heart of an on-chip network is the router, which undertakes crucial task of co-coordinating the data flow. In this paper the router operation revolves around two fundamental regimes: (a) the data path and (b) the associated control logic. The data path consists of number of input and output channels to facilitated packet switching and traversal. We are using 5 input X 5 output routers. Out of five ports four ports are in cardinal direction (North, South, East, and West) and one port is attached to its local processing element.

In this paper we are using nine routers which are connected to each other in mesh topology. There are nine routers in this topology out of this nine if all routers i.e. 8 routers all of these are demanding the 9 number router i.e. all routers having the same destination address then contention occur and all packets of routers are reach one by one according to the priority. But the delay required in this case is more as compared to the contention free network.

3. Simulation

3.1. Mesh Topology

Figure 5(a) Simulation Waveform without Contention for 3x3 mesh topology. In this we are sending packet from each router i.e. from input nine routers and send to the other router i.e. to output nine routers. And check that how much time required to reach last packet to its destination. After that we are calculating the time in nsec. In this way we are doing this for 50 packet slots. In which one packet slot means nine input of router and their output also. Following is the simulation without contention so time required to reach the packets is less. Because each input source router demand another destination router i.e. source and destination addresses are different for each input and output. Following is the table for source and destination address for router in one packet slot.

Figure 5(b) Simulation Waveform with Contention for 3x3 mesh topology. In this we are sending packet from each router i.e. from input nine routers and send to the other router i.e. to one output router. And check that how much time required to reach last packet to its destination. After that we are calculating the time in nsec. In this way we are doing this for 50 packet slots. Following is the table for source and destination address for router in one packet slot.

D 79

able	1.	The tabl	e for	source	and o	destination	address	for	router	in (one	packe	t s	lot
------	----	----------	-------	--------	-------	-------------	---------	-----	--------	------	-----	-------	-----	-----

Sr. No.	Source address (in Hexadecimal)	Destination address (in Hexadecimal)
1	0 (0000)	A (1010)
2	1 (0001)	9 (1001)
3	2 (0001)	8 (1000)
4	4 (0100)	6 (0110)
5	5 (0101)	0 (0000)
6	6 (0110)	4 (0100)
7	8 (1000)	2 (0001)
8	9 (1001)	1 (0001)
9	A (1010)	5 (0101)

 Sr. No.
 Source address (in Hexadecimal)
 Destination address (in Hexadecimal)

Sr. No.	Source address (in Hexadecimal)	Destination address (in Hexadec
1	0 (0000)	5 (0101)
2	1 (0001)	5 (0101)
3	2 (0001)	5 (0101)
4	4 (0100)	5 (0101)
5	5 (0101)	5 (0101)
6	6 (0110)	5 (0101)
7	8 (1000)	5 (0101)
8	9 (1001)	5 (0101)
9	A (1010)	5 (0101)



Figure 5. Simulation Waveform of Mesh Topology a) without Contention Scenario, b) with Contention Scenario

3.2. Torus Topology

Figure 6(a) Simulation Waveform without Contention for 3x3 torus topology. In this we are sending packet from each router i.e. from input nine routers and send to the other router i.e. to output nine router. And check that how much time required to reach last packet to its destination. After that we are calculating the time in nsec. In this way we are doing this for 50 packet slots. In which one packet slot means nine input of router and their output also. Following is the simulation without contention so time required to reach the packets is less. Because each input source router demand another destination router i.e. source and destination addresses are different for each input and output. Following is the table for source and destination address for router in one packet slot.

	Table 3.				
Sr. No.	Source address (in Hexadecimal)	Destination address (in Hexadecimal)			
1	0 (0000)	A (1010)			
2	1 (0001)	9 (1001)			
3	2 (0001)	8 (1000)			
4	4 (0100)	6 (0110)			
5	5 (0101)	0 (0000)			
6	6 (0110)	4 (0100)			
7	8 (1000)	2 (0001)			
8	9 (1001)	1 (0001)			
9	A (1010)	5 (0101)			

Design of Mesh and Torus Topologies for Network-On-Chip Application (Sonal S. Bhople)

Figure 6(b) Simulation Waveform with Contention for 3x3 torus topology. In this we are sending packet from each router i.e. from input nine routers and send to the other router i.e. to one output router. And check that how much time required to reach last packet to its destination. After that we are calculating the time in nsec. In this way we are doing this for 50 packet slots. Following is the table for source and destination address for router in one packet slot.

Table	Γable 4. The table for source and destination address for router in one packet slot					
Sr. No. Source addre		Source address (in Hexadecimal)	Destination address (in Hexadecimal)			
	1	0 (0000)	5 (0101)			
	2	1 (0001)	5 (0101)			
	3	2 (0001)	5 (0101)			
	4	4 (0100)	5 (0101)			
	5	5 (0101)	5 (0101)			
	6	6 (0110)	5 (0101)			
	7	8 (1000)	5 (0101)			
	8	9 (1001)	5 (0101)			
	9	A (1010)	5 (0101)			



Figure 6. Simulation Waveform Of Torus Topology a)without Contention Scenario, b)with Contention Scenario

4. Result

Time required to transfer packets in mesh and torus topology in nano second are given in the following table.

r.	Table 5. Mesh topology without contention				
Sr. No.	Packet Slots	Time required to transfer packet slot in nsec			
1	10	11700			
2	20	20700			
3	30	29700			
4	40	38700			
5	50	47700			

Table 6. Mesh topolog	y with contention
-----------------------	-------------------

Sr. No.	Packet Slots	Time required to transfer packet slot in nsec
1	10	79600
2	20	159600
3	30	239600
4	40	319600
5	50	399600

Table 7. Torus topology without contention		
Sr. No.	Packet Slots	Time required to transfer packet slot in nsec
1	10	9900
2	20	18900
3	30	27900
4	40	36900
5	50	45900

Table 7. Torus topology without contention

Table 8. Torus topology with contention

		1 01
Sr. No.	Packet Slots	Time required to transfer packet slot in nsec
1	10	79600
2	20	159600
3	30	239600
4	40	319600
5	50	399600

5. Graph

Graph for mesh topology and torus topology in which y1 represents without contention and y2 represents with contention time in nsecs and x axis represents number of packet slots.

450000



400000 350000 250000 250000 150000 0 1 2 3 4 5

Figure 7. Graph of Mesh Topology with and without Contention

Figure 8. Graph of Torus Topology with and without Contention

6. CONCLUSION

Finally after simulating above we get a simulation report of Mesh Topology and torus topology. And also we are getting the graph for mesh and torus topology and time required for each topology is also calculated in the table. In contention free network time required is less as compared contention network. From the above result in this torus topology takes less time as compared to mesh topology.

REFERENCES

- [1] Haytham Elmiligi, Ahmed A Morgan, M Watheq El-Kharashi, Fayez Gebali. A Delay-Aware Topology-based Design for Network-on-chip Applications. Proceeding of the IEEE International Conference on DSD. 2009; 1.
- [2] W1 Dally, B Towles. Route Packets. *Not Wires: On-Chip Interconnection Networks*. Proceedings of the 38th Design Automation Conference. 2001; 684.
- [3] L Benini, D Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer. 2002; 35: 70.
- [4] BH Meyer, JJ Pieper, JM Paul, JE Nelson, SM Pieper, AG Rowe. Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors. *IEEE transactions on Computers*. 2005; 54(6): 684-697.
- [5] M Palesi, R Holsmark, S Kumar, V Catania. Application specific routing algorithms for network on chip. *IEEE Transactions on Parallel and Distributed Systems*. 2009; 20(3): 316-339.
- [6] Khalid Latif, Tiberiu Seceleanu, Hannu Tenhunen. Power and Area Efficient Design of Network-on-Chip Router Through Utilization of Idle Buffers.
- [7] M Nickray, M Dehyadgari, A Afzali-kusha. Power and Delay optimization for network on chip. Proceedings of the 2005 European Conference on Circuit Theory and Designs, Cork, Ireland. 2005: 273-276.

- [8] T B jerregaard, K Mahadevan. A survey of research and practices of network-on-chip. *ACM Computing Surveys*. 2006; 38: 1-51.
- [9] A Chien. A cost and speed model for k-ary n-Cube Wormhole Routers. *IEEE transactions on Parallel and Distributed Systems*. 1998; 9(2): 29-36.
- [10] LS Peh, WJ Dalley. A delay model for router michroarchitectures. IEEE Micro. 2001; 21(1): 26-34.
- [11] W Zhou, Y Zhang, Z Mao. An application specific NOC mapping for optimized delay. Proceeding of the IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, Tunis, Tunisia. 2006: 184-188.
- [12] V Pavlidis, E Friedman. Interconnect-based design methodologies for three-dimensional integrated circuits. Proceeding of the IEEE. 2009; 97(1): 123-140.
- [13] V Dumitriu, GN Khan. Throughput-oriented NOC topology generation and analysis for high performance SOC. IEEE Transactions on VLSI Systems. 2009.
- [14] H Elmiligi, AA Morgan, MW EI-Kharashi, F Gebli. A reliability-aware design methodology for network-on- chip applications. Proceeding of the IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology, Era Cario, Egypt. 2009: 107-112.