Space-time trellis codes: Field programmable gate array approach

Mallikarjuna Gowda C. P., Raju Hajare


This paper presents an implementation of Space-time Trellis Codes for 4-state on FPGA. To reach the very high data rates provided in STTC, a lot of expensive high-speed Digital Signal Processors (DSPs) should be employed for the real time applications, while it might not be affordable. This fact has motivated in designing dedicated hardware implementations using Field Programmable Gate Array (FPGA) with low cost and power consumption. The hardware device XC3S400, family Xilinx Spartan-3, and package PQ208 are used in this project, in which the STTC encoder and decoder utilizes maximum 10% and 22% as that of available device capacity respectively. The design has been simulated and synthesized successfully in Xilinx integrated software environment.


Digital signal processors; FPGA; Space-time trellis codes; Squared euclidean distance; Viterbi decoding algorithm

Full Text:


Total views : 65 times


  • There are currently no refbacks.

View IJRES Stats

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.