An efficient fault detection of FPGA and memory usingbuilt-in self test [BIST]

D. Mahesh Kumar

Abstract


In this paper, a new technique for localization of fault detection and diagnosis in the interconnects and logic blocks of an arbitrary design implemented on a Field-Programmable Gate Array (FPGA) using BIST is presented. This technique can uniquely identify any single bridging, open or stuck-at fault in the interconnect as well as any single functional fault, a fault resulting a change in the truth table of a function, in the logic blocks. The test pattern generator and output response analyzer are configured by existing CLBs in FPGAs; thus, no extra area overhead is needed for the proposed BIST structure. The scheme also rests on partitioning of rows and columns of the memory array by employing low cost test logic. It is designed to meet requirements of at-speed test thus enabling detection of timing defects. Experimental results confirm high diagnostic accuracy of the proposed scheme
and its time efficiency.

Keywords


Fault diagnosis, Built-in self-test (BIST), Configurable Logic Block (CLB), Field-Programmable Gate Array (FPGA), Testing.



DOI: http://doi.org/10.11591/ijres.v9.i2.pp%25p
Total views : 0 times

Refbacks

  • There are currently no refbacks.


View IJRES Stats

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.