Analysis of CMOS Logic and Transmission Gate for 64 Bit Parallel Prefix Adders

Nehru.K K, Nagarjuna T, Somanaidu U

Abstract


Parallel prefix adder network is a type of carry look ahead adder structure. It is widely considered as the fastest adder and used for high performance arithmetic circuits in the digital signal processors. In this article, an introduction to the design of 64 bit parallel prefix adder using transmission technique which acquires least no of nodes with the lowest transistor count and low power consumption is presented. The 64 bit parallel prefix adder is designed and comparison is made between other previously parallel prefix adders. The result shows that the proposed 64 bit parallel prefix adder is slightly better than existing parallel prefix adders and it considerably increases the computation speed.The spice tool is used for analysis with different supply voltages.

Keywords


Brent Kung Adder; Carry Look Ahead Adder; Kogge Stone; Ladner Fischer; Prefix Adder.

Full Text:

PDF


DOI: http://doi.org/10.11591/ijres.v7.i2.pp115-123
Total views : 101 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

View IJRES Stats

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.