FPGA Implementation of High Speed Hardware Efficient Carry Select Adder

Saravanakumar Saravanakumar, Vijeyakumar Vijeyakumar, Sakthisudhan Sakthisudhan


This paper presents a novel architecture for high speed and hardware efficient carry select  addition. We modify the two operand ripple carry addition followed in conventional Carry SeLect Adder(CSLA) with a simple and efficient gate level circuit to reduce area and delay significantly. For this, we use an increment 1 block for generating the sum outputs with carry input 1 instead of second pair ripple carry adder as in conventional CSLA. The novelty of the proposed approach is that it reduces area, and the delay due to carry propagation in second pair of adder cells. The proposed CSLA adder has been designed using structural VHDL code and synthesized using Altera Quartus II. Experimental results show that the proposed design outperform the previous approaches in terms of delay and area reduction.


Area delay product; Binary to excess; Carry select; Hardware efficient; Power delay product.

Full Text:


DOI: http://doi.org/10.11591/ijres.v7.i1.pp43-47


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

View IJRES Stats