An Efficient VLSI Architecture for Nonbinary LDPC Decoder with Adaptive Message Control

Varatharajan Ramachandran

Abstract


A new decoder architecture for nonbinary low-density parity check (LDPC) codes is presented in this paper to reduce the hardware operational complexity and power consumption. Adaptive message control (AMC) is to achieve the low decoding complexity,  that dynamically trims the message length of belief information to reduce the amount of memory accesses and arithmetic operations. A new horizontal nonbinary LDPC decoder architecture is developed to implement AMC. Key components in the architecture have been designed with the consideration of variable message lengths to leverage the benefit of the proposed AMC. Simulation results demonstrate that the proposed nonbinary LDPC decoder architecture can significantly reduce hardware operations and power consumption as compared with existing work with negligible performance degradation.


Full Text:

PDF


DOI: http://doi.org/10.11591/ijres.v4.i1.pp6-12
Total views : 106 times

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

View IJRES Stats

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.