Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator

Tole Sutikno, Aiman Zakwan Jidin, Auzani Jidin, Nik Rumzi Nik Idris

Abstract


Square root calculation is one of the most useful and vital operation in digital signal processing which in recent generations of processors, the operation is performed by the hardware. The hardware implementation of the square root operation can be achieved by different means, but it is very dependent on programmer's sense and ability to write efficient hardware designs. This paper offers universal and shortest VHDL coding of modified non-restoring square root calculator. The main principle of the method is similar with conventional non-restoring algorithm, but it only uses subtract operation and append 01, while add operation and append 11 is not used. The strategy has conducted to implement successfully in FPGA hardware, and offer an efficient in hardware resource, and it is superior.

Full Text:

PDF


DOI: http://doi.org/10.11591/ijres.v1.i1.pp37-42
Total views : 113 times

Refbacks

  • There are currently no refbacks.


View IJRES Stats

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.