An Efficient Implementation of the Entire Transforms in the H.264/AVC Encoder using VHDL

Farhad Rad*, Ali Broumandnia**

* Departement of Computer Engineering, College of Graduate Studies, Science and Research Branch of Kohgiluyeh and Boyer-ahmad, Islamic Azad University, Yasouj, Iran

** Departement of Computer Engineering, Science and Research Branch of Tehran, Islamic Azad University, Tehran,

Iran

Article Info

Article history:

ABSTRACT

Received Aug 2, 2013 Revised Oct 14, 2013 Accepted Oct 28, 2013

Keyword:

Discrete Cosine Transform H.264 Encoder Hadamard Transform Integer DCT VHDL The H.264/AVC standard achieves remarkable higher compression performance than the previous MPEG and H.26X standards. One of the computationally intensive units in the MPEG and H.26X video coding families is the Discrete Cosine Transform (DCT). In this paper, we propose an efficient implementation of the DCT, inverse DCTs and the Hadamard transforms in the H.264/AVC encoder using VHDL. The synthesis results indicate that our implementation of the entire transforms achieves lower power, delay and area consumption compared to the existing architectures in the H.264/AVC encoder.

Copyright © 2013 Institute of Advanced Engineering and Science. All rights reserved.

Corresponding Author:

Farhad Rad, Departement of Computer Engineering,College of Graduate Studies, Science and Research Branch of Kohgiluyeh and Boyer-ahmad, Islamic Azad University, Yasouj, Iran. Email: F_radl@hotmail.com

1. INTRODUCTION

Compression is the process of reducing the size of the data sent, thereby, reducing the bandwidth required for the digital representation of a signal. Many inexpensive video and audio applications are made possible by the compression of signals. Compression technology can result in reduced transmission time due to less data being transmitted. It also decreases the storage requirements because there is less data. However, signal quality, implementation complexity, and the introduction of communication delay are potential negative factors that should be considered when choosing compression technology [3]. The H.264/AVC standard [1] achieves remarkable higher compression performance than the previous MPEG and H.26X standards. The higher performance in H.264/AVC is due to various modifications in different coding stages and most of these modifications impose high computational load to the H.264/AVC codec [5]-[7]. One of the computationally intensive units in the MPEG and H.26X video coding families is the Discrete Cosine Transform (DCT). Hence, the architecture exploration of this unit is even attractive for the pre-H.264/AVC standards and there are proposals for hardware architectures to realize this unit from a long time ago [8] and it is still continuing [9]-[10]. The initial version of H.264/AVC standard supported only 4×4 integer DCT. The number of operations for computation of an 8×8 or 4×4 Integer DCT is not very high but since in high profiles theses transforms should be applied to the entire 8×8 or 4×4 blocks in a frame, it will result in a huge computational load and makes the integer discrete cosine transform among main computationally intensive stages in the H.264 encoder. Consequently, the hardware implementation of the integer DCT transform attracted more attention and a number of solutions have been published for hardware implementation of Integer DCT in the H.264/AVC standard [11]-[12]. In this paper, we proposed an efficient implementation of the entire transforms in the H.264/AVC Encoder using VHDL.

Since the encoding loop of the H.264/AVC standard requires carrying out all the forward and inverse transforms, the proposed implementation is a very powerful accelerator for the H.264/AVC encoder. The synthesis results indicate that our implementation of the DCT, inverse DCTs and the Hadamard transforms in the H.264/AVC encoder achieves lower power, delay and area consumption compared to the existing architectures in the H.264/AVC encoder.

The rest of the paper is organized as follows. In section 2 we provide a brief overview of the transforms in the H.264/AVC standard and discuss the initial hardware implementation. The proposed implementation of the entire transforms in the H.264/AVC standard is explained in section 3. VHDL and synthesis results for the given architecture and comparison with the primal architecture are presented in section 4. Finally, Section 5 concludes the paper.

2. THE H.264/AVC STANDARD


In the H.264/AVC standard the forward and the inverse integer DCT are defined respectively in (1) and (2) as:

$$Y = AXA^{T} \Rightarrow Y = C_{f}XC_{f}^{T} \otimes E_{f}$$
(1)
$$X = A^{T}YA \Rightarrow X = C_{i}^{T}(Y \otimes E_{i})C_{i}$$
(2)

Where $C_f X C_f^T$ and $C_i^T (Y \otimes E_i) C_i$ are called "core" transforms [2]. The C_f and C_i matrices given in (3) indicate the "core" transform matrix of the forward and inverse 4×4 integer DCT in the H.264/AVC standard, respectively [zargari, malvar].

Γ	1	1	1	1	[1	1	1	1/2	
$C_f =$	2	1	- 1	- 2	$C_i = \begin{bmatrix} 1 \\ 1 \end{bmatrix}$	1	1/2	- 1	- 1	(2)
$C_f =$	1	- 1	- 1	1	$C_i =$	1	- 1/2	- 1	1	(3)
Ĺ	1	- 2	2	-1_		1	- 1	1	- 1/2	

H.264 is unique that it employees this purely integer spatial transform as opposed to the usual floating point 8x8 DCT specified with rounding error tolerance as used in earlier standards [2]. The small shape helps to reduce the blocking and ringing artefacts, while the precise integer specification eliminates any mismatch between the encoder and decoder in the inverse transform. The multiplications by 1/2 in the inverse transform can be implemented by the sign preserving1-bit right shifts thus reducing the complexity. Hadamard transform is another 2D transform which is used in the H.264/AVC standard and its ''core'' transform matrix is:






Figure 1. Quick hardware for 4×4 Hadamard Transform condition




Figure 2. Quick hardware for forward 4×4 Integer DCT

An Efficient Implementation of the Entire Transforms in the H.264/AVC Encoder using VHDL (Farhad rad)

Since $H^{T}_{4\times4} = H_{4\times4}$, the hardware implementation given in Figure 1 can be used for both forward and inverse Hadamard transforms. Figure 2 shows an quick hardware realization for 4×4 forward integer transform using adders and shifters and Figure 3 indicates a quick hardware realization for 4×4 inverse integer transform [2].




Figure 3. Quick hardware for inverse 4×4 Integer DCT

3. THE PROPOSED IMPLEMENTATION

This section introduces the proposed implementation of the 4×4 forward transform and 4×4 inverse transform adopted by the H.264 standard. 'Core' transform is a two dimensional transform, which can be decomposed into two one dimensional transforms. The first one dimensional transform is applied to the rows of the input pixels and the second one dimensional transform is applied to the columns of the one dimensional transform coefficients of the first stage. The proposed architecture uses 4×4 parallel input blocks; a block diagram of the architecture is shown in Figure 4. This block consists of four cascaded subblocks. The control unit is used to control add and shift operations. The register bank stores these outputs for the next four clock cycles.





Figure 4. Architecture of core forward and inverse integer transforms.

4. VHDL AND SYNTHESIS RESULT

VHDL simulation results for forward/inverse 4×4 Integer DCT and Hadamard transform are depicted in figure 5-10. After successful simulation of working of different blocks of H.264 encoder (Integer DCT, Inverse DCT, Hadamard transform), we then proceeded for synthesis of code on Xilinx.ISE.DESIGN.SUITE.v12.3 and Synopsis.And also we have compared our synthesis results with the performance of existing implementations [4]. Comparison shows that power consumption and delay are lower than other implementations. Also, the area of our chip is much smaller than others. Summary of the synthesis results are shown in Tables 1, 2 and 3.

IJRES






Figure 5. Simulation Result of Quick DCT4*4 in VHDL

Figure 6. Simulation Result of Quick IDCT4*4 in VHDL




Figure 7. Simulation Result of Hadamard 4*4 in VHDL

▼Name	Messages						
🛨 🛶 s2_y1	+	101011100	110001000	101001100	010101011	100000011	101001110
🛨 🔶 s1_y2	Hedit:/dct4x4/x0_cy	000011101	000100111	111010000	000001010	011100000	110010100
	Edit:/dct4x4/x3_cy	101011100	110001000	101001100	010101011	100000011	101001110
. .		100011110	000011111	111110010	000010100	001110000	001001001
. .	Hedit:/dct4x4/x2_cy	000101111	111011100	011000100	101001111	000100011	101110010
. → y0		011011011	001110011	010111010	101111101	000010101	111010110
🛨 🔶 y1		110101000	110100110	101001110	011101001	001100100	111011010
.		011000011	000100100	111101001	011011001	101100110	010100101
.		000100101	111100110	000001100	111110100	000011101	111111110
	😐 🏠 Edit: /dct4x4/s1_cy3	000000000001	000000000100	000000000101	000000000110	000000000111	00000000100
	😐 🔥 Edit:/dct4x4/s2_cy1	101011100011	110001000100	101001100000	010101011001	100000011000	10100110111
🛨 🔶 x0_y2shift 🔤	😐 🏠 Edit:/dct4x4/s2_yy1	101011100011	110001000100	101001100000	010101011001	100000011000	10100110111
	Edit:/dct4x4/x2_y0	111011000	100011001	011010000	100100001	011111000	010010010
	Edit:/dct4x4/x2_y1	00000 1110	100001110	100011111	011010110	111001011	001101001
🌼 sses (Active) 🛲 🗄 🖻 🗙		000100110	111111101	000001010	000101101	000011010	000010001
▼ Name		001001110	000010101	100111011	111100111	001100011	000001000
		00000001	000000100	000000101	000000110	000000111	000001000
		100011111	100110100	010100100	011111000	010001110	010111001
	Edit:/dct4x4/x3_y2	00000 1110	100001110	100011111	011010110	111001011	001101001
	🗄 🔶 Edit:/dct4x4/x3_y3	011001100	011001000	001000000	100000010	110001100	111100110

Figure 8. DCT 4*4 Test in VHDL

An Efficient Implementation of the Entire Transforms in the H.264/AVC Encoder using VHDL (Farhad rad)

ISSN: 2089-4864

			1		
	Value 📩	Messages			
s2_y1	00110101	Edit://dct4x4/s2_y3	0010011111000100	00100111110001000	10100000011100
s1_y2	11110110	Edit:/idct4x4/x0_y0	111000100111110	111000100111110	100001001111100
s2_y2	01111011	🛛 🖬 🕂 Edit:/idct4x4/x0_y1	110101001111111	110101001111111	0 100 1 10 1 100 10 10
s1_y3	11101001	🕒 🦣 Edit:/idct4x4/x0_y2	110011011101100	110011011101100	001010010001000
s2_y3	10001000	Edit:/idct4x4/x0_y3	010001000111001	0 1000 1000 1 1 100 1	000011000111111
y0	11010111	Edit://dct4x4/x3_cy	110011111001110	1100111111001110	010001000110111
y1	01001100	🛛 🖬 🕂 Edit:/idct4x4/x1_cy	010100100001111	010100100001111	001101010000100
y2	00000110	Edit:/idct4x4/x1_cy	111010001000100	111010001000100	010111011001000
y3	1000100:	💽	001001111100010	001001111100010	10100000011101
x0_y0shift	10100110	Edit:/idct4x4/x1_y0	011010011000100	011010011000100	10000001000001
x0_y1shift	10000001	🛛 🖬 🕂 Edit:/idct4x4/x1_y1	000011010011000	000011010011000	000001010010101
x0_y2shift	00110101 💶	Edit:/idct4x4/x1_y2	111100000000100	111100000000100	0 100 1 10 100 100 10
1		Edit:/idct4x4/x1_y3	111011000111111	111011000111111	11101111111011
		Edit:/idct4x4/x2_y0	111110011011100	111110011011100	101100001101001
:esses (Active) \equiv	_ XXXX = 1 d ×	🛛 🖶 👆 Edit:/idct4x4/x2_y1	011010100101011	011010100101011	010011101011110
	Type (filtered		111101000100100	111101000100100	010111000010100
		Edit:/idct4x4/x2_y3	000111110101101	000111110101101	101001111011000

Figure 9. IDCT 4*4 Test in VHDL

🖅 - 😪 Edit: /hadamard/x0	001100001	001100001	001111010	010100000
🖅 🕂 Edit:/hadamard/x1	001100001	001100001	001111010	010100000
庄 🛶 Edit: /hadamard/x2	100001000	100001000	001000011	001010000
庄 - 🥎 Edit: /hadamard/x3	111111111	111111111	000010001	000000011
庄 - 🏠 Edit: /hadamard/s1_y0	110001100011	110001100011	(101101010110	110111110010
庄 🐴 Edit: /hadamard/s2_y0	111111111001	111111111001	000000011110	111111010101
💶 🐴 Edit:/hadamard/s1_y1	100111010001	100111010001	(10000 100 100 1	010110011010
庄 🐴 Edit:/hadamard/s2_y1	001100000110	001100000110	001111001100	010011111111
😐 🐴 Edit:/hadamard/s1_y2	000000001110	000000001110	000000001111	000000010000
庄 - 🏠 Edit: /hadamard/s2_y2	111111111001	111111111001	000000011110	111111010101
💶 🥎 Edit:/hadamard/s1_y3	001001011110	001001011110	001011110000	100010100010
🖃 🥎 Edit:/hadamard/s2_y3	101111001011	101111001011	00010010010	010010101010
🖃	110001011100	110001011100	(10110110100	
庄 - 🔷 sim:/hadamard/y1	110000101111	110000101111	(101100111001	
😐 - 🔶 sim: /hadamard/y2	110001101010	110001101010	101100111000	

Figure 10. Hadamard 4*4 test in VHDL

	Table 1. Synthesis F	Results of DCT 4*4	
Implementation	Power(mW)	Delay(ns)	Area(MicroM2)
Existing DCT	4.1494	2.36	10812.413114
Proposed DCT	3.2174	2.06	7269.419728

	Table 2. Synthesis R	Results of IDCT 4*4	
Implementation	Power(mW)	Delay(ns)	Area(MicroM2)
Existing IDCT	7.0668	2.76	17278.790363
Proposed IDCT	5.7302	2.76	12943.068996

Table 3. Synthesis Results of Hadamard 4*4	Table 3	esults of Hadamard 4	4*4
--	---------	----------------------	-----

Implementation	Power(mW)	Delay(ns)	Area(MicroM2)
Existing Hadamard	3.1193	2.55	7223.282946
Proposed Hadamard	3.0934	2.44	7223.161031

Table 4. Synthesis Result Comparison	of Core	Transform v	with Existing	Implementation
		-		

	This work	Existing implementation [4]
No. of flip flops	58	65
No. of Slices	159	167
Max. freq	193MHz	185MHz

5. CONCLUSION

In this paper, an efficient implementation of the core processors of H.264 video encoder is proposed. The 4x4 integer transform used is significantly simpler and faster than the 8×8 DCT used in MPEG 2. This transform is a scaled integer approximation to the DCT, which allows computation of the direct or inverse transform with just additions and a minimal number of shifts, but no multiplications. Synthesis results indicate that our implementation, which realizes the entire transforms in the H.264/AVC standard, can process lower power, delay and area consumption compared to the existing architectures [4], which implement a number of the transforms in H.264/AVC.Also, comparison shows that our design achieved higher frequency.

REFERENCES

- [1] ITU-T Rec. H.264 / ISO/IEC 11496-10.Advanced video coding for generic audiovisual services. 2005.
- H Malvar, A Hallapuro, M Karczewicz, L Kerofsky. Low-complexity transform and quantization in H.264/AVC. IEEE Trans. Circuit syst. Video Techno, 2003; 3(7): 598-603.
- [3] F Zargari, S Ghorbani. A Hardware Sharing Architecture for Implementing the entire Transforms in H.264/AVC Video Coding Standard. 15th IEEE International Symposium on Consumer Electronics (ISCE2011). 2011: 14-17.
- [4] S Kumar, S Popuri, R Pankaj. Design and Implementation of Transform and Quantization Blocks of H.264 Video Encoder using VHDL and MATLAB. *International Journal of Emerging Trends in Engineering and Development*, 2013; 3(2).
- [5] L Li, Y Song, S Li, T Ikenaga, S Goto. A Hardware Architecture of CABAC Encoding and Decoding with Dynamic Pipeline for H.264/AVC. *Journal of Signal Processing Systems*. 2008; 50(1): 81-95.
- [6] M Kthiri, HN Loukil, A Atitallah, P Kadionik, D Dallet, et al. FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding. *Journal of Signal Processing Systems, Online First*[™]. 2011.
- [7] GA Ruiz, JA Michell. An Efficient VLSI Architecture of Fractional Motion Estimation in H.264 for HDTV. Journal of Signal Processing Systems. 2011; 62(3): 443-457.
- [8] W Liebsch. Parallel architecture for VLSI implementation of a 2-dimensional discrete cosine transform for image coding. Third International Conference on Image Processing and its Applications. 1989: 609–612.
- [9] J Park, K Roy. A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption. *Journal of Signal Processing Systems*. 2008; 53(3): 399-410.
- [10] Z Wu, J Sha, Z Wang, L Li, M Gao. An Improved Scaled DCT Architecture. IEEE Transactions on Consumer Electronics, 2009; 55(2): 685-689.
- [11] JS Park, T Ogunfunmi. A New Hardware Implementation of the H.264 8×8 Transform and Quantization. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing. 2009: 585-588.
- [12] R Korah, JRP Perinbam. FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder. Journal of Signal Processing Systems. 2008; 53(3): 261-269.

BIOGRAPHIES OF AUTHORS



Farhad Rad received B.Sc. in Computer Hardware Engineering from Shiraz University in Shiraz, Iran in 2005, M.Sc. in Computer Hardware Engineering fromIran University of Science and technology in Tehran, Iran in 2008, andPh.D. Student in Hardware Engineering in Islamic Azad University, Science and Research Branch in Tehran, Iran. His research interests include System-on-Chip design and verification, embedded systems, VLSI systems/circuits design for multimedia application.



Ali Broumandnia was born in Esfahan, Iran in 1967. He received B.Sc. inComputer Hardware Engineering from Esfahan University of Technologyin Esfahan, Iran in 1992, M.Sc. in Computer Hardware Engineering fromIran University of Science and Technology in Tehran, Iran in 1995, andPh.D. degree in Computer Engineering from Islamic Azad University, Science and Research Branch in Tehran, Iran, in 2006. He is interested in pattern recognition, documentimage analysis, and wavelet analysis.

An Efficient Implementation of the Entire Transforms in the H.264/AVC Encoder using VHDL (Farhad rad)